公开(公告)号：US20200051629A1

公开(公告)日：2020-02-13

申请号：US16377952

申请日：2019-04-08

Applicant: Samsung Electronics Co., Ltd

Inventor： Seung-you BAEK ,  Han-sung JOO ,  Ki-sung KIM

IPC: G11C13/00 ,  G11C11/16 ,  G11C11/56

Abstract: A memory controller may control a resistive memory device including memory cells may control the resistive memory device to program the memory cells into a first resistance state, control the resistive memory device to read data from the memory cells that are programmed, receive bit error rates (BER) of the memory cells, occurring in a read operation, from the resistive memory device, may determine the number of program operations on the memory cells corresponding to the BER and may, based on the number of program operations that is determined, control the memory cells to be programmed into the first resistance state by using a write current having a current level higher than that of a minimum write current required for the memory cells to be changed into the first resistance state.

公开(公告)号：US20200051628A1

公开(公告)日：2020-02-13

申请号：US16377420

申请日：2019-04-08

Applicant: Samsung Electronics Co., Ltd.

Inventor： Han-sung JOO ,  Seung-You BAEK ,  Ki-sung KIM

IPC: G11C13/00 ,  G06F11/07 ,  G11C11/56

Abstract: A memory controller may detect degradation in accordance with a bit error rate (BER) of the resistive memory device including memory cells. The memory controller may control the memory cells to be programmed to a first resistance state, read the programmed memory cells, and receive the BER of the memory cells generated during a read operation from the resistive memory device. The memory controller may determine a quantity of program cycles of the memory cells based on the BER. The quantity may be determined based on reference to a lookup table indicating a correlation between the BER and the quantity of program cycles.