SEMICONDUCTOR DESIGN OPTIMIZATION SYSTEMS AND METHODS OF OPERATION THEREOF

    公开(公告)号:US20240119211A1

    公开(公告)日:2024-04-11

    申请号:US18206278

    申请日:2023-06-06

    CPC classification number: G06F30/392 G06N20/00

    Abstract: A semiconductor design optimization system that includes: a data base configured to store design data, a training data preprocessing unit configured to preprocess the design data and generate training data, a data learning unit configured to generate a physical property prediction model by training using the training data, a physical property prediction unit configured to generate predicted physical property data including information associated with predicted physical property values for each region of a semiconductor device to be fabricated, wherein the physical property prediction unit is configured to input, into the physical property prediction model, input data including information associated with design drawings of the semiconductor device to be fabricated, and a layout generator configured generate a design layout optimized to distribute the predicted physical property values for each region of the semiconductor device to be fabricated by modifying the design drawings based on the predicted physical property data.

Patent Agency Ranking