-
1.
公开(公告)号:US11778835B2
公开(公告)日:2023-10-03
申请号:US17723523
申请日:2022-04-19
Applicant: Samsung Electronics Co., Ltd.
Inventor: Byounghoon Lee , Jongho Park , Musarrat Hasan , Wandon Kim , Seungkeun Cha
CPC classification number: H10B51/30 , H01L29/511 , H01L29/516 , H01L29/78391 , H10B51/00
Abstract: A semiconductor device includes a substrate, a channel on or in the substrate, a source/drain pair respectively on opposite ends of the channel, and a gate structure on the channel between the source/drain pair, wherein the gate structure includes an interfacial layer, a ferroelectric layer, a stabilization layer, an oxygen diffusion barrier layer, and a threshold voltage control layer that are sequentially stacked on the channel.
-
公开(公告)号:US11610975B2
公开(公告)日:2023-03-21
申请号:US17470102
申请日:2021-09-09
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongho Park , Byounghoon Lee , Seungkeun Cha , Wandon Kim
IPC: H01L29/06 , H01L29/49 , H01L29/45 , H01L29/423 , H01L29/10
Abstract: Semiconductor devices are provided. A semiconductor device includes a first active pattern on a first region of a substrate, a pair of first source/drain patterns on the first active pattern, a first channel pattern between the pair of first source/drain patterns, and a gate electrode that extends across the first channel pattern. The gate electrode is on an uppermost surface and at least one sidewall of the first channel pattern. The gate electrode includes a first metal pattern including a p-type work function metal, a second metal pattern on the first metal pattern and including an n-type work function metal, a first barrier pattern on the second metal pattern and including an amorphous metal layer that includes tungsten (W), carbon (C), and nitrogen (N), and a second barrier pattern on the first barrier pattern. The second barrier pattern includes the p-type work function metal.
-
3.
公开(公告)号:US11335701B2
公开(公告)日:2022-05-17
申请号:US16780006
申请日:2020-02-03
Applicant: Samsung Electronics Co., Ltd.
Inventor: Byounghoon Lee , Jongho Park , Musarrat Hasan , Wandon Kim , Seungkeun Cha
IPC: H01L27/1159 , H01L29/78 , H01L27/11585 , H01L29/51
Abstract: A semiconductor device includes a substrate, a channel on or in the substrate, a source/drain pair respectively on opposite ends of the channel, and a gate structure on the channel between the source/drain pair, wherein the gate structure includes an interfacial layer, a ferroelectric layer, a stabilization layer, an oxygen diffusion barrier layer, and a threshold voltage control layer that are sequentially stacked on the channel.
-
公开(公告)号:US20210028291A1
公开(公告)日:2021-01-28
申请号:US16886881
申请日:2020-05-29
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongho Park , Byounghoon Lee , Seungkeun Cha , Wandon Kim
IPC: H01L29/49 , H01L29/45 , H01L29/10 , H01L29/423 , H01L29/06
Abstract: Semiconductor devices are provided. A semiconductor device includes a first active pattern on a first region of a substrate, a pair of first source/drain patterns on the first active pattern, a first channel pattern between the pair of first source/drain patterns, and a gate electrode that extends across the first channel pattern. The gate electrode is on an uppermost surface and at least one sidewall of the first channel pattern. The gate electrode includes a first metal pattern including a p-type work function metal, a second metal pattern on the first metal pattern and including an n-type work function metal, a first barrier pattern on the second metal pattern and including an amorphous metal layer that includes tungsten (W), carbon (C), and nitrogen (N), and a second barrier pattern on the first barrier pattern. The second barrier pattern includes the p-type work function metal.
-
公开(公告)号:US11145738B2
公开(公告)日:2021-10-12
申请号:US16886881
申请日:2020-05-29
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongho Park , Byounghoon Lee , Seungkeun Cha , Wandon Kim
IPC: H01L29/49 , H01L29/45 , H01L29/06 , H01L29/423 , H01L29/10
Abstract: Semiconductor devices are provided. A semiconductor device includes a first active pattern on a first region of a substrate, a pair of first source/drain patterns on the first active pattern, a first channel pattern between the pair of first source/drain patterns, and a gate electrode that extends across the first channel pattern. The gate electrode is on an uppermost surface and at least one sidewall of the first channel pattern. The gate electrode includes a first metal pattern including a p-type work function metal, a second metal pattern on the first metal pattern and including an n-type work function metal, a first barrier pattern on the second metal pattern and including an amorphous metal layer that includes tungsten (W), carbon (C), and nitrogen (N), and a second barrier pattern on the first barrier pattern. The second barrier pattern includes the p-type work function metal.
-
6.
公开(公告)号:US20210035989A1
公开(公告)日:2021-02-04
申请号:US16780006
申请日:2020-02-03
Applicant: Samsung Electronics Co., Ltd.
Inventor: Byounghoon Lee , Jongho Park , Musarrat Hasan , Wandon Kim , Seungkeun Cha
IPC: H01L27/1159 , H01L29/78
Abstract: A semiconductor device includes a substrate, a channel on or in the substrate, a source/drain pair respectively on opposite ends of the channel, and a gate structure on the channel between the source/drain pair, wherein the gate structure includes an interfacial layer, a ferroelectric layer, a stabilization layer, an oxygen diffusion barrier layer, and a threshold voltage control layer that are sequentially stacked on the channel.
-
7.
公开(公告)号:US20230403861A1
公开(公告)日:2023-12-14
申请号:US18453483
申请日:2023-08-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Byounghoon Lee , Jongho Park , Musarrat Hasan , Wandon Kim , Seungkeun Cha
CPC classification number: H10B51/30 , H01L29/78391 , H01L29/516 , H01L29/511 , H10B51/00
Abstract: A semiconductor device includes a substrate, a channel on or in the substrate, a source/drain pair respectively on opposite ends of the channel, and a gate structure on the channel between the source/drain pair, wherein the gate structure includes an interfacial layer, a ferroelectric layer, a stabilization layer, an oxygen diffusion barrier layer, and a threshold voltage control layer that are sequentially stacked on the channel.
-
8.
公开(公告)号:US20220238539A1
公开(公告)日:2022-07-28
申请号:US17723523
申请日:2022-04-19
Applicant: Samsung Electronics Co., Ltd.
Inventor: Byounghoon Lee , Jongho Park , Musarrat Hasan , Wandon Kim , Seungkeun Cha
IPC: H01L27/1159 , H01L29/78 , H01L27/11585 , H01L29/51
Abstract: A semiconductor device includes a substrate, a channel on or in the substrate, a source/drain pair respectively on opposite ends of the channel, and a gate structure on the channel between the source/drain pair, wherein the gate structure includes an interfacial layer, a ferroelectric layer, a stabilization layer, an oxygen diffusion barrier layer, and a threshold voltage control layer that are sequentially stacked on the channel.
-
公开(公告)号:US20210408260A1
公开(公告)日:2021-12-30
申请号:US17470102
申请日:2021-09-09
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongho Park , Byounghoon Lee , Seungkeun Cha , Wandon Kim
IPC: H01L29/49 , H01L29/45 , H01L29/06 , H01L29/423 , H01L29/10
Abstract: Semiconductor devices are provided. A semiconductor device includes a first active pattern on a first region of a substrate, a pair of first source/drain patterns on the first active pattern, a first channel pattern between the pair of first source/drain patterns, and a gate electrode that extends across the first channel pattern. The gate electrode is on an uppermost surface and at least one sidewall of the first channel pattern. The gate electrode includes a first metal pattern including a p-type work function metal, a second metal pattern on the first metal pattern and including an n-type work function metal, a first barrier pattern on the second metal pattern and including an amorphous metal layer that includes tungsten (W), carbon (C), and nitrogen (N), and a second barrier pattern on the first barrier pattern. The second barrier pattern includes the p-type work function metal.
-
-
-
-
-
-
-
-