METHOD FOR PERFORMING DATA MANAGEMENT IN MEMORY DEVICE, ASSOCIATED MEMORY DEVICE AND CONTROLLER THEREOF

    公开(公告)号:US20190286520A1

    公开(公告)日:2019-09-19

    申请号:US16431679

    申请日:2019-06-04

    Inventor: Yu-Luen Wang

    Abstract: A method for performing data management in a memory device includes: receiving a set of data from a host device positioned outside the memory device; encoding the set of data according to a first sub-matrix of a predetermined parity-check matrix to generate a partial parity-check code; performing post-processing upon the partial parity-check code according to a predetermined post-processing matrix to generate a parity-check code of the set of data, where the predetermined post-processing matrix is not equivalent to any inverse matrix of a transpose matrix of a second sub-matrix of the predetermined parity-check matrix; and writing/programming a codeword of the set of data into a non-volatile memory of the memory device to allow the memory device to perform error correction when reading the set of data from the non-volatile memory. An associated memory device and a controller thereof are also provided.

    Decoding method and related apparatus

    公开(公告)号:US10320417B2

    公开(公告)日:2019-06-11

    申请号:US15654710

    申请日:2017-07-20

    Inventor: Yu-Luen Wang

    Abstract: A method of decoding a received message includes: determining a weighting vector corresponding to at least one bit of the received message according to a syndrome and a parity check matrix; determining a bit state of the bit according to a bit value of the bit; changing the bit state according to the weighting vector and a flipping threshold, wherein a change range of the bit state is variable; and flipping the bit according to the bit state.

    RAID DECODING ARCHITECTURE WITH REDUCED BANDWIDTH

    公开(公告)号:US20180122494A1

    公开(公告)日:2018-05-03

    申请号:US15859716

    申请日:2018-01-01

    Inventor: Yu-Luen Wang

    Abstract: A RAID decoding system which performs a Built in Self-Test (BIST) includes: a RAID decoder, including: a storage, for storing a syndrome of a first Reed-Solomon (RS) codeword, a syndrome of a second RS codeword, and parity data of the first RS codeword and the second RS codeword; and an RS decoder which performs decoding on the first RS codeword and the second RS codeword according to the parity data to generate an updated syndrome of the first RS codeword and an updated syndrome of the second RS codeword. A MUX inputs the first and the second RS codeword to the RS decoder in a first iteration, and inputs the parity data to the RS decoder in following iterations for updating the syndromes of the first and the second RS codeword. The updated syndromes are used to perform error correction on the first RS codeword and the second RS codeword.

    DECODING METHOD AND RELATED APPARATUS
    4.
    发明申请

    公开(公告)号:US20190253077A1

    公开(公告)日:2019-08-15

    申请号:US16396741

    申请日:2019-04-28

    Inventor: Yu-Luen Wang

    CPC classification number: H03M13/1108 H03M13/1128 H03M13/159 H04L1/0021

    Abstract: A method of processing a received message includes: receiving a message through a receiving terminal to obtain the received message; for each bit in the received message, determining a bit state of the bit according to a bit value of the bit; selectively changing the bit state of each bit according to at least a weighting vector and a current value of a flipping threshold, wherein the bit state has a plurality of change ranges; selectively flipping the bit according to the bit state; and adjusting the current value of the flipping threshold according to a number of times the bit has been flipped within a period of time, whether when the number of times the bit has been flipped within the period of time exceeds an upper limit, the flipping threshold adjustment unit increases the current value of the flipping threshold.

    RAID DECODING ARCHITECTURE WITH REDUCED BANDWIDTH

    公开(公告)号:US20170271029A1

    公开(公告)日:2017-09-21

    申请号:US15073665

    申请日:2016-03-18

    Inventor: Yu-Luen Wang

    Abstract: A RAID decoding system for performing a Built in Self-Test (BIST) includes: an Error Insertion block for inserting errors into a first Reed-Solomon (RS) codeword and a second RS codeword; and a RAID decoder. The RAID decoder includes: a storage, for storing a syndrome of the first codeword, a syndrome of the second codeword, parity data of the first RS codeword and parity data of the second RS codeword; and a first RS decoder and a second RS decoder for storing the first RS codeword and the second RS codeword, respectively, and for performing decoding on the first RS codeword and the second RS codeword according to the parity data to generate an updated syndrome of the first RS codeword and an updated syndrome of the second RS codeword.

    Decoding method and related apparatus

    公开(公告)号:US10917113B2

    公开(公告)日:2021-02-09

    申请号:US16396741

    申请日:2019-04-28

    Inventor: Yu-Luen Wang

    Abstract: A method of processing a received message includes: receiving a message through a receiving terminal to obtain the received message; for each bit in the received message, determining a bit state of the bit according to a bit value of the bit; selectively changing the bit state of each bit according to at least a weighting vector and a current value of a flipping threshold, wherein the bit state has a plurality of change ranges; selectively flipping the bit according to the bit state; and adjusting the current value of the flipping threshold according to a number of times the bit has been flipped within a period of time, whether when the number of times the bit has been flipped within the period of time exceeds an upper limit, the flipping threshold adjustment unit increases the current value of the flipping threshold.

    LDPC SHUFFLE DECODER WITH INITIALIZATION CIRCUIT COMPRISING ORDERED SET MEMORY

    公开(公告)号:US20170288697A1

    公开(公告)日:2017-10-05

    申请号:US15088055

    申请日:2016-03-31

    Inventor: Yu-Luen Wang

    CPC classification number: H03M13/114 H03M13/3723

    Abstract: A low-density parity check (LDPC) decoding apparatus for performing shuffle decoding includes: an input wrapper, for receiving input data and padding the input data; an LDPC decoder, coupled to the input wrapper, for receiving the padded input data, performing a plurality of iterations of LDPC decoding upon the padded input data to generate channel values corresponding to the padded input data, and outputting a hard decision channel value in a final iteration; and an initialization circuit, coupled to the LDPC decoder, for receiving the input data in a first iteration of the plurality of iterations, storing the input data into an ordered set data, and immediately sending the ordered set data to the LDPC decoder.

    Method for performing data management in memory device, associated memory device and controller thereof

    公开(公告)号:US10860422B2

    公开(公告)日:2020-12-08

    申请号:US16431679

    申请日:2019-06-04

    Inventor: Yu-Luen Wang

    Abstract: A method for performing data management in a memory device includes: receiving a set of data from a host device positioned outside the memory device; encoding the set of data according to a first sub-matrix of a predetermined parity-check matrix to generate a partial parity-check code; performing post-processing upon the partial parity-check code according to a predetermined post-processing matrix to generate a parity-check code of the set of data, where the predetermined post-processing matrix is not equivalent to any inverse matrix of a transpose matrix of a second sub-matrix of the predetermined parity-check matrix; and writing/programming a codeword of the set of data into a non-volatile memory of the memory device to allow the memory device to perform error correction when reading the set of data from the non-volatile memory. An associated memory device and a controller thereof are also provided.

    DECODING METHOD AND RELATED APPARATUS
    10.
    发明申请

    公开(公告)号:US20180191377A1

    公开(公告)日:2018-07-05

    申请号:US15654721

    申请日:2017-07-20

    Inventor: Yu-Luen Wang

    CPC classification number: H03M13/1108 H03M13/1128 H03M13/159

    Abstract: A decoding method of decoding a received message is provided. The received message includes a plurality of received message block. The decoding method includes: obtaining a first syndrome according to a parity check matrix; producing a first bit flipping vector corresponding to a first received message block of the received message blocks at least according to the first syndrome and the first received message block; generating a second syndrome by updating the first syndrome according to the first bit flipping vector and the parity check matrix; and producing a second bit flipping vector corresponding to a second received message block of the received message blocks according to the second syndrome and the second received message block.

Patent Agency Ranking