-
公开(公告)号:US12027598B2
公开(公告)日:2024-07-02
申请号:US17331356
申请日:2021-05-26
发明人: Guo-Huei Wu , Pochun Wang , Chih-Liang Chen , Li-Chun Tien
IPC分类号: H01L29/423 , H01L29/06
CPC分类号: H01L29/42392 , H01L29/0649 , H01L29/0673
摘要: A semiconductor structure includes an isolation structure formed on a substrate, a gate-all-around transistor structure formed on the isolation structure, a via electrically coupled to a gate terminal of the gate-all-around transistor structure, and a buried conductive pad formed within the isolation structure and electrically coupled to the via. The buried conductive pad can extend through the isolation structure in two dimensions, such as in both a vertical dimension and a horizontal dimension. The semiconductor structure can provide advantages in terms of routing flexibility, among other possible advantages.
-
公开(公告)号:US11983479B2
公开(公告)日:2024-05-14
申请号:US17885118
申请日:2022-08-10
发明人: Jung-Chan Yang , Ting-Wei Chiang , Jerry Chang-Jui Kao , Hui-Zhong Zhuang , Lee-Chung Lu , Li-Chun Tien , Meng-Hung Shen , Shang-Chih Hsieh , Chi-Yu Lu
IPC分类号: G06F30/394 , H01L23/522 , H01L23/528 , H01L27/02 , H01L27/118
CPC分类号: G06F30/394 , H01L23/5226 , H01L23/5286 , H01L27/0207 , H01L27/11807 , H01L2027/11887
摘要: A method of fabricating an integrated circuit includes placing a first set of conductive feature patterns on a first level, placing a second set of conductive feature patterns on a second level, placing a first set of via patterns between the second set of conductive feature patterns and the first set of conductive feature patterns, placing a third set of conductive feature patterns on a third level different from the first level and the second level, placing a second set of via patterns between the third set of conductive feature patterns and the second set of conductive feature patterns, and manufacturing the integrated circuit based on at least one of the above patterns of the integrated circuit.
-
公开(公告)号:US11948886B2
公开(公告)日:2024-04-02
申请号:US17244058
申请日:2021-04-29
发明人: Guo-Huei Wu , Hui-Zhong Zhuang , Chih-Liang Chen , Li-Chun Tien
IPC分类号: H01L23/528 , H01L21/8234 , H01L29/06
CPC分类号: H01L23/5286 , H01L21/823475 , H01L29/0696
摘要: A semiconductor device includes one or more active semiconductor components, wherein a front side is defined over the semiconductor substrate and a back side is defined beneath the semiconductor substrate. A front side power rail is formed at the front side of the semiconductor device and is configured to receive a first reference power voltage. First and second back side power rails are formed on the back side of the semiconductor substrate and are configured to receive corresponding second and third reference power voltages. The first, second and third reference power voltages are different from each other.
-
公开(公告)号:US11764155B2
公开(公告)日:2023-09-19
申请号:US17728007
申请日:2022-04-25
发明人: Li-Chun Tien , Chih-Liang Chen , Hui-Zhong Zhuang , Shun Li Chen , Ting Yu Chen
IPC分类号: H01L23/528 , H01L27/092 , H01L21/8238 , H01L23/522
CPC分类号: H01L23/5286 , H01L21/823821 , H01L21/823871 , H01L23/5226 , H01L27/0924
摘要: A cell on an integrated circuit is provided. The cell includes: a fin structure; an intermediate fin structure connection metal track disposed in an intermediate fin structure connection metal layer above the fin structure, the intermediate fin structure connection metal track being connected to the fin structure; and a first intermediate gate connection metal track disposed in an intermediate gate connection metal layer above the intermediate fin structure connection metal layer, the first intermediate gate connection metal track being connected to the intermediate fin structure connection metal track. A first power supply terminal is connected to the first intermediate gate connection metal track.
-
公开(公告)号:US11748550B2
公开(公告)日:2023-09-05
申请号:US17342006
申请日:2021-06-08
发明人: XinYong Wang , Qiquan Wang , Li-Chun Tien , Yuan Ma
IPC分类号: G06F30/398 , H05K1/02 , G06F30/394
CPC分类号: G06F30/398 , G06F30/394 , H05K1/0268
摘要: A method includes steps of dividing a first arrangement of metal lines in a circuit layout into two sets of metal lines, a first set of metal lines in a peripheral area, and a second set of metal lines in a center area. The arrangement of metal lines is configured to electrically connect to contacts of a second layer of the circuit layout. The method includes adjusting a metal line perimeter of at least one metal line in the center area to make a second arrangement of metal lines, where each adjusted metal line perimeter is separated from contacts in the second layer of the integrated circuit layout by at least a check distance.
-
公开(公告)号:US11355488B2
公开(公告)日:2022-06-07
申请号:US16936175
申请日:2020-07-22
发明人: Chien-Ying Chen , Lee-Chung Lu , Li-Chun Tien , Ta-Pen Guo
IPC分类号: H01L27/092 , H01L27/02 , G06F30/392
摘要: A method of generating a layout diagram of an IC cell includes defining a boundary recess in a boundary of the cell by extending a first portion of the boundary along a first gate track, extending a second portion of the boundary from the first gate track to a second gate track, the second portion being contiguous with the first portion, and extending a third portion of the boundary from the first gate track to the second gate track, the third portion being contiguous with the first portion. An active region is positioned in the cell by extending the active region across a third gate track, wherein the first gate track is between the second gate track and the third gate track. The layout diagram is stored on a non-transitory computer-readable medium.
-
7.
公开(公告)号:US11127673B2
公开(公告)日:2021-09-21
申请号:US16530808
申请日:2019-08-02
发明人: Ta-Pen Guo , Li-Chun Tien , Chien-Ying Chen , Lee-Chung Lu
IPC分类号: H01L23/522 , G06F30/394
摘要: A method (of generating a layout diagram) includes: generating one or more first conductive patterns representing corresponding conductive material in the first metallization layer, long axes of the first conductive patterns extending substantially in a first direction; generating a first deep via pattern representing corresponding conductive material in each of the second via layer, the first metallization layer, and the first via layer; relative to the first direction and a second direction substantially perpendicular to the first direction, aligning the first deep via pattern to overlap a corresponding component pattern representing conductive material included in an electrical path of a terminal of a corresponding transistor in the transistor layer; and configuring a size of the first deep via pattern in the first direction to be substantially less than a permissible minimum length of a conductive pattern in the first metallization layer.
-
公开(公告)号:US10970440B2
公开(公告)日:2021-04-06
申请号:US16895803
申请日:2020-06-08
发明人: Mao-Wei Chiu , Ting-Wei Chiang , Hui-Zhong Zhuang , Li-Chun Tien , Chi-Yu Lu
IPC分类号: G06F30/30 , G06F30/39 , G06F30/392 , G06F30/394 , G06F30/398 , H01L23/528 , H01L27/02 , G06F115/08
摘要: A method of manufacturing a semiconductor device (for a layout diagram stored on a non-transitory computer-readable medium) includes generating the layout diagram. The generating the layout diagram includes: placing standard functional cells to partially fill a logic area of the layout diagram according to at least one corresponding schematic design thereby leaving, as unfilled, a spare region in the logic area; selecting a first pitch for additional cells to be placed in the spare region, wherein use of the first pitch minimizes wasted space in the spare region; selecting standard not-yet-programmed (SNYP) spare cells, which are to become at least some of the additional cells, according to the first pitch; and placing the selected SNYP spare cells into the spare region of the layout diagram.
-
公开(公告)号:US10796060B2
公开(公告)日:2020-10-06
申请号:US16386838
申请日:2019-04-17
发明人: Fong-Yuan Chang , Li-Chun Tien , Shun-Li Chen , Ya-Chi Chou , Ting-Wei Chiang , Po-Hsiang Huang
IPC分类号: G06F30/394 , G06F30/392 , G06F30/398 , G06F119/18
摘要: A computer readable storage medium encoded with program instructions, wherein, when the program instructions is executed by at least one processor, the at least one processor performs a method. The method includes selecting a cell, determining whether a pin has an area smaller than a predetermined area, allowing a pin access of the pin to extend in a corresponding patterning track of the pin access when the pin access when the pin is determined to be having an area smaller than the predetermined threshold, and causing an integrated circuit to be fabricated according to the pin.
-
公开(公告)号:US10565345B2
公开(公告)日:2020-02-18
申请号:US16206881
申请日:2018-11-30
发明人: Li-Chun Tien , Ting-Wei Chiang , Shun Li Chen , Ting Yu Chen , XinYong Wang
IPC分类号: G06F17/50 , H01L21/768 , H01L27/02 , H01L27/118 , H01L23/522 , H01L23/528
摘要: A cell, in a semiconductor device, including: first and second active areas in a semiconductor substrate on opposite sides of the first axis; first, third and fifth, and correspondingly collinear second, fourth and sixth, having long axes in a second direction perpendicular to the first direction; the (A) first, third and fifth, and (B) second, fourth and sixth, conductive structures correspondingly overlapping the second active area; the first and second conductive structures correspondingly being centered between the (C) third and fifth, and (D) fourth and sixth, conductive structures; and a seventh conductive structure; the fourth conductive structure being located over first and second gaps between corresponding ones of the third through sixth, conductive structures; and the fourth conductive structure occupying an area which substantially overlaps one of the first and second conductive structures and a corresponding one of the first and second gaps.
-
-
-
-
-
-
-
-
-