Abstract:
A PROCESS FOR FABRICATING AN INTERGRATED CIRCUIT HAVING A MATCHED PAIR OF COMPLEMENTARY TRANSISTORS, AND DIFTERENT RESISTORS, DIODES AND CAPACITORS. THE STARTING MATERIAL IS A P-TYPE SUBSTRATE WITH AN N-TYPE EPITAZIAL LAYER. FIRST THE COLLECTOR REGION FOTHE PNP TRANSISTOR IS PARTIALLY DIFFUSED, THEN P-TYPE ISOLATION RINGS DIFFUSED AROUND BOTH TRANSISTORS AND THROUGH THE EPITAZIAL LAYER. THEN A THIRD P-TYPE DIFFUSION IS MADE TO FORM THE BASE REGION OF THE NPN TRANSISTOR, A FIRST N-TYPE DIFFUSION IS MADE TO FORM THE BASE REGION FOTHE PNP TRANSISTOR, A SECOND N-TYPE DEPOSITION IS MADE TO FORM THE EMITTER REGION OF THE NPN TRANSISTOR AND BASE CONTACT OF THE PNP TRANSISTOR, AND FINALLY A FOURTH P-TYPE DIFFUSION IS MADE TO FORM THE EMITTER OF THE PNP TRANSISTOR AND THE BASE CONTACT OF THE NPN TRANSISTOR. THE PRODUCT IS AN INTERGRATED CIRCUIT WHEREIN EACH INDIVIDUAL COMPONENT IS ISOLATED AND THE TWO TRANSISTORS HAVE SUBSTANTIALLY THE SAME OPERATIONAL PARAMETERS. A SEPARATE RESISTOR DIFFUSION IS MADE PRIOR TO THE EMITTER DIFFUSION TO ACHIEVE A HIGH SHEET RESISTANCE.