利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

25 条记录 (耗时 0.059 秒)

    Memory device and device and method for detecting motion vector
    1.
    发明授权
    Memory device and device and method for detecting motion vector 失效
    用于检测运动矢量的记忆装置及装置及方法

    公开(公告)号：US08073058B2

    公开(公告)日：2011-12-06

    申请号：US12559212

    申请日：2009-09-14

    申请人： Tetsujiro Kondo ,  Wataru Niitsuma ,  Naoki Kobayashi

    发明人： Tetsujiro Kondo ,  Wataru Niitsuma ,  Naoki Kobayashi

    IPC分类号： H04N7/12 ,  G06K9/36

    CPC分类号： H04N5/145 ,  G06T7/231 ,  G06T2200/28 ,  G06T2207/10016 ,  G11C7/1006 ,  G11C11/565 ,  H04N19/43 ,  H04N19/436 ,  H04N19/51 ,  H04N19/61

    摘要： This invention relates to a memory device and the like that are preferably applied to a case where motion vector is detected using a block matching. Pixel data of a first frame (a reference frame) is stored in a unit A of memory cell array portion 20a in straight binary format. Pixel data of a second frame (a search frame) is stored in a unit B of memory cell array portion 20b in two's complement format. The units A and B have a plurality of memory cells, respectively. Word lines WL related to the pixel data of the first and second frames are simultaneously activated so that charges accumulated in capacitors of each of the memory cells can be combined along one bit line BL. A/D converter 53 outputs a digital signal (absolute difference value) having a value that corresponds to a total amount of charges. When reading the pixel data, a subtraction and a conversion into the absolute difference value are simultaneously performed.

    摘要翻译： 本发明涉及优选地应用于使用块匹配检测运动矢量的情况的存储器件等。 第一帧（参考帧）的像素数据以直二进制格式存储在存储单元阵列部分20a的单元A中。 第二帧（搜索帧）的像素数据以二进制格式存储在存储单元阵列部分20b的单元B中。 单元A和B分别具有多个存储单元。 与第一和第二帧的像素数据相关的字线WL被同时激活，使得可以沿着一个位线BL组合每个存储单元的电容器中积累的电荷。 A / D转换器53输出具有与总电荷量对应的值的数字信号（绝对差值）。 当读取像素数据时，同时执行减法和转换成绝对差值。

    Memory device, motion vector detection device, and detection method
    2.
    发明授权
    Memory device, motion vector detection device, and detection method 失效
    存储装置，运动矢量检测装置和检测方法

    公开(公告)号：US07626847B2

    公开(公告)日：2009-12-01

    申请号：US10531005

    申请日：2003-10-15

    申请人： Tetsujiro Kondo ,  Wataru Niitsuma ,  Naoki Kobayashi

    发明人： Tetsujiro Kondo ,  Wataru Niitsuma ,  Naoki Kobayashi

    IPC分类号： G11C11/24

    CPC分类号： H04N5/145 ,  G06T7/231 ,  G06T2200/28 ,  G06T2207/10016 ,  G11C7/1006 ,  G11C11/565 ,  H04N19/43 ,  H04N19/436 ,  H04N19/51 ,  H04N19/61

    摘要： This invention relates to a memory device and the like that are preferably applied to a case where motion vector is detected using a block matching. Pixel data of a first frame (a reference frame) is stored in a unit A of memory cell array portion 20a in straight binary format. Pixel data of a second frame (a search frame) is stored in a unit B of memory cell array portion 20b in two's complement format. The units A and B have a plurality of memory cells, respectively. Word lines WL related to the pixel data of the first and second frames are simultaneously activated so that charges accumulated in capacitors of each of the memory cells can be combined along one bit line BL. A/D converter 53 outputs a digital signal (absolute difference value) having a value that corresponds to a total amount of charges. When reading the pixel data, a subtraction and a conversion into the absolute difference value are simultaneously performed.

    摘要翻译： 本发明涉及优选地应用于使用块匹配检测运动矢量的情况的存储器件等。 第一帧（参考帧）的像素数据以直二进制格式存储在存储单元阵列部分20a的单元A中。 第二帧（搜索帧）的像素数据以二进制格式存储在存储单元阵列部分20b的单元B中。 单元A和B分别具有多个存储单元。 与第一和第二帧的像素数据相关的字线WL被同时激活，使得可以沿着一个位线BL组合每个存储单元的电容器中积累的电荷。 A / D转换器53输出具有与总电荷量对应的值的数字信号（绝对差值）。 当读取像素数据时，同时执行减法和转换成绝对差值。

    Memory device, motion vector detection device, and detection method
    3.
    发明申请
    Memory device, motion vector detection device, and detection method 失效
    存储装置，运动矢量检测装置和检测方法

    公开(公告)号：US20060062483A1

    公开(公告)日：2006-03-23

    申请号：US10531005

    申请日：2003-10-15

    申请人： Tetsujiro Kondo ,  Wataru Niitsuma ,  Naoki Kobayashi

    发明人： Tetsujiro Kondo ,  Wataru Niitsuma ,  Naoki Kobayashi

    IPC分类号： G11B20/10 ,  G06K7/00

    CPC分类号： H04N5/145 ,  G06T7/231 ,  G06T2200/28 ,  G06T2207/10016 ,  G11C7/1006 ,  G11C11/565 ,  H04N19/43 ,  H04N19/436 ,  H04N19/51 ,  H04N19/61

    摘要： This invention relates to a memory device and the like that are preferably applied to a case where motion vector is detected using a block matching. Pixel data of a first frame (a reference frame) is stored in a unit A of memory cell array portion 20a in straight binary format. Pixel data of a second frame (a search frame) is stored in a unit B of memory cell array portion 20b in two's complement format. The units A and B have a plurality of memory cells, respectively. Word lines WL related to the pixel data of the first and second frames are simultaneously activated so that charges accumulated in capacitors of each of the memory cells can be combined along one bit line BL. A/D converter 53 outputs a digital signal (absolute difference value) having a value that corresponds to a total amount of charges. When reading the pixel data, a subtraction and a conversion into the absolute difference value are simultaneously performed.

    摘要翻译： 本发明涉及优选地应用于使用块匹配检测运动矢量的情况的存储器件等。 第一帧（参考帧）的像素数据以直的二进制格式存储在存储单元阵列部分20A的单元A中。 第二帧（搜索帧）的像素数据以二进制格式存储在存储单元阵列部分20b的单元B中。 单元A和B分别具有多个存储单元。 与第一和第二帧的像素数据相关的字线WL被同时激活，使得可以沿着一个位线BL组合每个存储器单元的电容器中积累的电荷。 A / D转换器53输出具有与总电荷量对应的值的数字信号（绝对差值）。 当读取像素数据时，同时执行减法和转换成绝对差值。

    Device and method for producing coefficient seed data used for format conversion, and information-providing medium therefore
    6.
    发明申请
    Device and method for producing coefficient seed data used for format conversion, and information-providing medium therefore 有权
    因此，用于产生用于格式转换的系数种子数据的装置和方法，以及信息提供媒体

    公开(公告)号：US20050270416A1

    公开(公告)日：2005-12-08

    申请号：US11197187

    申请日：2005-08-04

    申请人： Tetsujiro Kondo ,  Yasushi Tatehira ,  Takuo Morimura ,  Nobuyuki Asakura ,  Wataru Niitsuma ,  Kei Hiraizumi ,  Takahide Ayata

    发明人： Tetsujiro Kondo ,  Yasushi Tatehira ,  Takuo Morimura ,  Nobuyuki Asakura ,  Wataru Niitsuma ,  Kei Hiraizumi ,  Takahide Ayata

    IPC分类号： G06T3/40 ,  G09G5/00 ,  G09G5/391 ,  H04N7/01 ,  H04N11/20

    CPC分类号： H04N7/0137 ,  G06T3/40 ,  G09G2340/0407 ,  H04N7/0125 ,  H04N7/0145

    摘要： The present invention relates to an information signal processor and the like preferable for use in the case of converting a format of an image signal or converting an image size. An input image signal Vin (525i signal) is converted into an output image signal Vout (such as 1080i signal, XGA signal, or 525i signal for obtaining an image to be displayed in a different magnification). A class code CL is obtained from tap data selectively extracted from the Vin and corresponding to each pixel (pixel at a target position) within a unit pixel block, which constitutes Vout. A coefficient production circuit 136 produces coefficient data for each class, which is used at the time of calculating the pixel data at the target position, based on the coefficient seed data for each class and phase information h, v about the target position generated in a phase information generation circuit 139. A calculation circuit 127 provides pixel data y1 to yp of the target position according to the estimated equation using the tap data xi corresponding to the target position and the coefficient data Wi corresponding to the class code CL.

    摘要翻译： 本发明涉及一种信息信号处理器等，其优选用于转换图像信号的格式或转换图像大小的情况。 输入图像信号Vin（525i信号）被转换成输出图像信号Vout（诸如1080i信号，XGA信号或525i信号，用于获得以不同放大率显示的图像）。 根据构成Vout的单位像素块内的每个像素（目标位置的像素），从有选择地从Vin中提取的抽头数据获得类码CL。 系数产生电路136基于每个类别的系数种子数据和相关信息h，v在每个类别产生的目标位置产生用于计算目标位置处的像素数据时使用的每个类别的系数数据 相位信息生成电路139。 计算电路127使用与目标位置对应的抽头数据xi和与类代码CL对应的系数数据Wi，根据估计的方程，提供目标位置的像素数据y 1至yp。

    Device and method for producing coefficient seed data used for format conversion, and information-providing medium therefore
    8.
    发明授权
    Device and method for producing coefficient seed data used for format conversion, and information-providing medium therefore 失效
    因此，用于产生用于格式转换的系数种子数据的装置和方法，以及信息提供媒体

    公开(公告)号：US07038729B2

    公开(公告)日：2006-05-02

    申请号：US10204591

    申请日：2001-12-26

    申请人： Tetsujiro Kondo ,  Yasushi Tatehira ,  Takuo Morimura ,  Nobuyuki Asakura ,  Wataru Niitsuma ,  Kei Hiraizumi ,  Takahide Ayata

    发明人： Tetsujiro Kondo ,  Yasushi Tatehira ,  Takuo Morimura ,  Nobuyuki Asakura ,  Wataru Niitsuma ,  Kei Hiraizumi ,  Takahide Ayata

    IPC分类号： H04N7/01

    CPC分类号： H04N7/0137 ,  G06T3/40 ,  G09G2340/0407 ,  H04N7/0125 ,  H04N7/0145

    摘要： The present invention relates to an information signal processor and the like preferable for use in the case of converting a format of an image signal or converting an image size. An input image signal Vin (525i signal) is converted into an output image signal Vout (such as 1080i signal, XGA signal, or 525i signal for obtaining an image to be displayed in a different magnification). A class code CL is obtained from tap data selectively extracted from the Vin and corresponding to each pixel (pixel at a target position) within a unit pixel block, which constitutes Vout. A coefficient production circuit produces coefficient data for each class, which is used at the time of calculating the pixel data at the target position, based on the coefficient seed data for each class and position information h, v about the target position generated in a position information generation circuit. A calculation circuit provides pixel data y1 to yp of the target position according to the estimated equation using the tap data xi corresponding to the target position and the coefficient data Wi corresponding to the class code CL.

    摘要翻译： 本发明涉及一种信息信号处理器等，其优选用于转换图像信号的格式或转换图像大小的情况。 输入图像信号Vin（525i信号）被转换为输出图像信号Vout（诸如1080i信号，XGA信号或525i信号，用于获得以不同放大倍率显示的图像）。 根据构成Vout的单位像素块内的每个像素（目标位置的像素），从有选择地从Vin中提取的抽头数据获得类码CL。 系数生成电路基于每个类的系数种子数据和关于在位置上生成的目标位置的位置信息h，v，在计算目标位置处的像素数据时使用的每个类别生成系数数据 信息生成电路。 计算电路使用与目标位置对应的抽头数据xi和与类代码CL对应的系数数据Wi，根据推定的方程，提供目标位置的像素数据y 1至yp。