-
公开(公告)号:US20090295785A1
公开(公告)日:2009-12-03
申请号:US12433014
申请日:2009-04-30
CPC分类号: G09G3/3233 , G09G2300/0819 , G09G2300/0842 , G09G2300/0866 , G09G2310/0256 , G09G2320/02 , G09G2320/0223 , G09G2320/043
摘要: A display apparatus employs a pixel array section including pixel circuits forming a matrix, signal lines as columns, scan lines as rows and power-supply lines, and driving sections. The driving sections are a signal selector, a write scanner and a drive scanner. The signal selector provides an electric potential representing a gradation or a predetermined reference electric potential. The write scanner provides a control signal. The drive scanner provides a power-supply voltage changing the electric potential from high to low. The drive scanner drives adjacent power-supply lines as a group. The number of lines as a group is determined in advance. The drive scanner switches a power-supply voltage from high to low and vice versa, and applies the voltage to groups by shifting the phase from group to group. The voltage is supplied to a group at the same phase and switched the electric potential.
摘要翻译: 显示装置采用包括形成矩阵的像素电路,信号线作为列,扫描线作为行和电源线以及驱动部的像素阵列部。 驱动部分是信号选择器,写入扫描器和驱动扫描器。 信号选择器提供表示灰度或预定参考电位的电位。 写扫描器提供控制信号。 驱动器扫描器提供将电位从高变为低的电源电压。 驱动器扫描器作为一组驱动相邻的电源线。 作为组的行数预先确定。 驱动器扫描器将电源电压从高电平切换到低电平,反之亦然,并通过将相位从组间转换到组来将电压施加到组。 电压以相同的相位提供给组,并切换电位。
-
公开(公告)号:US20080150843A1
公开(公告)日:2008-06-26
申请号:US11984715
申请日:2007-11-21
CPC分类号: G09G3/3225 , G09G3/3233 , G09G2310/0251 , H01L27/3276 , H01L2251/568
摘要: Disclosed herein is a display apparatus, including: a plurality of pixel circuits arrayed in a matrix; a driving wiring line to which the pixel circuits are connected; and a plurality of signal lines wired so as to cross with the driving wiring line and having the pixel circuits connected; the signal lines being wired in parallel to each other.
摘要翻译: 这里公开了一种显示装置,包括:排列成矩阵的多个像素电路; 连接像素电路的驱动布线; 以及与驱动用布线交叉并且连接有像素电路的多条信号线; 信号线彼此并联布线。
-
公开(公告)号:US20120319929A1
公开(公告)日:2012-12-20
申请号:US13596877
申请日:2012-08-28
申请人: Katsuhide UCHINO , Tetsuro YAMAMOTO
发明人: Katsuhide UCHINO , Tetsuro YAMAMOTO
IPC分类号: G09G3/30
CPC分类号: G09G3/3233 , G09G2300/0417 , G09G2320/0223 , G09G2320/0233
摘要: A pixel has an outer region extending linearly along a boundary with an adjacent pixel and an inner region extending along the inner side of the outer region. Wiring lines are arranged across the outer region and the inner region. An outer uneven zone is formed along the outer region and on a substrate due to level differences resulting from the presence of the wiring lines. Similarly, an inner uneven zone is formed along the inner region and on the substrate due to level differences resulting from the presence of the wiring lines. A pattern of a conductor film of which the wiring lines are made is formed properly such that recessed portions of the outer uneven zone are located directly behind their corresponding raised portions of the inner uneven zone, as viewed from inside the pixel.
-
公开(公告)号:US20090322734A1
公开(公告)日:2009-12-31
申请号:US12457316
申请日:2009-06-08
申请人: Tetsuro YAMAMOTO , Katsuhide UCHINO
发明人: Tetsuro YAMAMOTO , Katsuhide UCHINO
IPC分类号: G09G5/00
CPC分类号: G09G3/3233 , G09G2300/0814 , G09G2300/0819 , G09G2300/0842 , G09G2300/0861 , G09G2320/0252 , G09G2320/043
摘要: Disclosed herein is a display device including a pixel array section having pixel circuits arranged in a form of a matrix, the pixel circuits each including a driving transistor for generating a driving current, an electrooptic element connected to an output terminal of the driving transistor, a storage capacitor for retaining information corresponding to signal amplitude of a video signal, and a sampling transistor for writing the information corresponding to the signal amplitude to the storage capacitor; a vertical scanning section configured to generate a vertical scanning pulse for vertical scanning of the pixel circuits; a horizontal scanning section configured to supply the video signal to the pixel circuits so as to coincide with the vertical scanning in the vertical scanning section; and a driving signal constancy achieving circuit for holding the driving current constant.
摘要翻译: 本发明公开了一种显示装置,包括:像素阵列部,具有以矩阵形式配置的像素电路,各像素电路各自包括用于产生驱动电流的驱动晶体管,连接到驱动晶体管的输出端的电光元件, 存储电容器,用于保持与视频信号的信号幅度相对应的信息;以及采样晶体管,用于将对应于信号幅度的信息写入存储电容器; 垂直扫描部,被配置为生成用于像素电路的垂直扫描的垂直扫描脉冲; 水平扫描部,被配置为将所述视频信号提供给所述像素电路,以便与所述垂直扫描部中的垂直扫描一致; 以及用于保持驱动电流恒定的驱动信号恒定实现电路。
-
公开(公告)号:US20120162164A1
公开(公告)日:2012-06-28
申请号:US13412655
申请日:2012-03-06
CPC分类号: G09G3/3233 , G09G3/30 , G09G3/3208 , G09G3/3266 , G09G2300/0417 , G09G2300/0426 , G09G2300/043 , G09G2300/0439 , G09G2300/0819 , G09G2300/0842 , G09G2300/0861 , G09G2310/0256 , G09G2320/043 , G09G2330/028
摘要: A pixel circuit able to prevent a spread of the terminal voltages of drive transistors inside a panel and in turn able to reliably prevent deterioration of uniformity, wherein a source of a TFT serving as a drive transistor is connected to an anode of a light emitting element, a drain is connected to a power source potential, a capacitor is connected between a gate and source of the TFT, and a source potential of the TFT is connected to a fixed potential through a TFT serving as a switch transistor and wherein pixel circuit lines are connected by an upper line and bottom line and are arranged in parallel with pixel circuit power source voltage lines so as not to have intersecting parts.
摘要翻译: 一种像素电路,其能够防止驱动晶体管在面板内部的端子电压的扩展,从而可以可靠地防止均匀性的劣化,其中用作驱动晶体管的TFT的源极连接到发光元件的阳极 漏极连接到电源电位,电容器连接在TFT的栅极和源极之间,TFT的源极电位通过用作开关晶体管的TFT连接到固定电位,并且其中像素电路线 通过上线和底线连接并且与像素电路电源电压线并联布置,以便不具有相交部分。
-
公开(公告)号:US20120112989A1
公开(公告)日:2012-05-10
申请号:US13351122
申请日:2012-01-16
申请人: Katsuhide UCHINO , Tetsuro YAMAMOTO
发明人: Katsuhide UCHINO , Tetsuro YAMAMOTO
IPC分类号: G09G3/30
CPC分类号: G09G3/3233 , G09G2300/0417 , G09G2320/0223 , G09G2320/0233
摘要: A pixel has an outer region extending linearly along a boundary with an adjacent pixel and an inner region extending along the inner side of the outer region. Wiring lines are arranged across the outer region and the inner region. An outer uneven zone is formed along the outer region and on a substrate due to level differences resulting from the presence of the wiring lines. Similarly, an inner uneven zone is formed along the inner region and on the substrate due to level differences resulting from the presence of the wiring lines. A pattern of a conductor film of which the wiring lines are made is formed properly such that recessed portions of the outer uneven zone are located directly behind their corresponding raised portions of the inner uneven zone, as viewed from inside the pixel.
摘要翻译: 像素具有沿着与相邻像素的边界线性延伸的外部区域和沿着外部区域的内侧延伸的内部区域。 布线穿过外部区域和内部区域布置。 由于布线的存在导致的水平差,沿着外部区域和基板形成外部不均匀区域。 类似地,由于存在布线而产生的电平差,沿着内部区域和衬底形成内部不均匀区域。 形成布线的导体膜的图案被适当地形成,使得从像素内部观察,外侧凹凸区域的凹部位于内部不均匀区域的相应的凸起部分的正后方。
-
公开(公告)号:US20120044130A1
公开(公告)日:2012-02-23
申请号:US13285680
申请日:2011-10-31
IPC分类号: G09G3/30
CPC分类号: G09G3/3233 , G09G3/3291 , G09G2300/0417 , G09G2300/043 , G09G2300/0465 , G09G2300/0819 , G09G2300/0842 , G09G2300/0861 , G09G2310/0262 , G09G2310/06 , G09G2320/043
摘要: A display apparatus includes a pixel unit in which pixels are arranged in a matrix pattern; and a driving circuit for driving the pixel unit. Each of the pixels includes a signal level holding capacitor; a first transistor that is turned on/off in response to a writing signal and via which one end of the signal level holding capacitor is connected to a signal line; a second transistor having one end of the signal level holding capacitor connected to a gate thereof and the other end of the signal level holding capacitor connected to a source thereof; a current-driven self-light-emitting element whose cathode is held at a cathode potential and whose anode is connected to the source of the second transistor; a third transistor that is turned on/off in response to a driving pulse signal; and a fourth transistor that is turned on/off in response to a control signal.
摘要翻译: 显示装置包括像素单元,其中像素以矩阵图案排列; 以及用于驱动像素单元的驱动电路。 每个像素包括信号电平保持电容器; 第一晶体管,其响应于写入信号而导通/截止,并且信号电平保持电容器的一端连接到信号线; 第二晶体管,其信号电平保持电容器的一端连接到其栅极,并且信号电平保持电容器的另一端连接到其源极; 电流驱动的自发光元件,其阴极保持在阴极电位并且其阳极连接到第二晶体管的源极; 响应于驱动脉冲信号而导通/截止的第三晶体管; 以及响应于控制信号而导通/截止的第四晶体管。
-
-
-
-
-
-