-
1.发明申请公开(公告)号：US20200259687A1
公开(公告)日：2020-08-13
申请号：US16515248
申请日：2019-07-18
发明人： Nikolaus Klemmer , Amneh Mohammed Akour , Abhijit Anant Patki , Timothy Patrick Pauletti , Tarkesh Pande
摘要： An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.
-
公开(公告)号：US11843251B2
公开(公告)日：2023-12-12
申请号：US17512459
申请日：2021-10-27
发明人： Richard Hester , Timothy Patrick Pauletti , Suheng Chen , Amneh Mohammed Akour , Nat Maruthachalam Natarajan , Jayanth Rangaraju
CPC分类号： H02J3/381 , H02J2300/26 , H03L7/08
摘要： A controller circuit for a PV sub-module includes a power harvest controller circuit, a voltage limit controller circuit, a power mode control circuit, a multiplexer circuit, and a switching converter circuit. The power harvest controller circuit, including a first PV voltage input, a ceiling reference input, a floor reference input, and a first gate control output. The voltage limit controller circuit, including a first output voltage feedback input, a pulse width reference input, and a second gate control output. The power mode control circuit, including a second output voltage feedback input, a mode reference input, and a mode selection output. The multiplexer circuit, including a first gate control input, a second gate control input, a mode selection input, and a third gate control output. The switching converter circuit, including a second PV voltage input, a third gate control input, and a DC voltage output.
-
3.发明授权公开(公告)号：US10778482B2
公开(公告)日：2020-09-15
申请号：US16515248
申请日：2019-07-18
发明人： Nikolaus Klemmer , Amneh Mohammed Akour , Abhijit Anant Patki , Timothy Patrick Pauletti , Tarkesh Pande
摘要： An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.
-
公开(公告)号：US09812439B2
公开(公告)日：2017-11-07
申请号：US14514066
申请日：2014-10-14
发明人： Timothy Patrick Pauletti , Sameer Pendharkar , Wayne Tien-Feng Chen , Jonathan Brodsky , Robert Steinhoff
IPC分类号： H02H9/04 , H01L27/02 , H01L29/74 , H01L29/87 , H01L29/749
CPC分类号： H01L27/0262 , H01L29/7436 , H01L29/749 , H01L29/87 , H01L2924/0002 , H01L2924/00
摘要： An electrostatic discharge (ESD) device for protecting an input/output terminal of a circuit, the device comprising a first transistor with an integrated silicon-controlled rectifier (SCR) coupled between the input/output (I/O) terminal of the circuit and a node and a second transistor with an integrated silicon-controlled rectifier coupled between the node and a negative terminal of a supply voltage, wherein the silicon-controlled rectifier of the first transistor triggers in response to a negative ESD voltage and the silicon-controlled rectifier of the second transistor triggers in response to a positive ESD voltage.
-
公开(公告)号：US11877106B2
公开(公告)日：2024-01-16
申请号：US17733619
申请日：2022-04-29
CPC分类号： H04Q9/00 , G01K1/024 , G01K7/00 , H02S50/00 , H04Q2209/10 , H04Q2209/82
摘要： A monitoring circuit for a photovoltaic module includes a measurement conditioning circuit, a microcontroller circuit, and a transmitter circuit. The measurement conditioning circuit includes a voltage sense terminal, a voltage reference terminal, and a digital measurement data output. The microcontroller circuit includes a digital measurement data input coupled with the digital measurement data output, a modulation clock input, a measurement data stream output, and a transmit select output. The transmitter circuit includes a measurement data stream input coupled with the measurement data stream output, a modulation clock output coupled with the modulation clock input, a transmit select input coupled with the transmit select output, and positive and negative output communication terminals.
-
公开(公告)号：US20220209669A1
公开(公告)日：2022-06-30
申请号：US17137086
申请日：2020-12-29
摘要： A DC-DC regulator system includes a power circuit which has a first input coupled to receive an input voltage, a second input coupled to receive a control signal and an output to provide a regulated output voltage. The system includes a control circuit which has a first input coupled to receive the regulated output voltage, a second input coupled to receive a reference voltage, a first output to provide the control signal, and a second output to provide a converter clock signal. The system includes an out-of-audio circuit which has a first input coupled to receive a minimum threshold frequency signal, a second input coupled to receive the converter clock signal, a third input coupled to the power circuit output, and a fourth input coupled to receive a bandwidth control clock signal.
-
公开(公告)号：US11350186B2
公开(公告)日：2022-05-31
申请号：US16819562
申请日：2020-03-16
摘要： A monitoring circuit for a photovoltaic module includes a measurement conditioning circuit, a microcontroller circuit, and a transmitter circuit. The measurement conditioning circuit includes a voltage sense terminal, a voltage reference terminal, and a digital measurement data output. The microcontroller circuit includes a digital measurement data input coupled with the digital measurement data output, a modulation clock input, a measurement data stream output, and a transmit select output. The transmitter circuit includes a measurement data stream input coupled with the measurement data stream output, a modulation clock output coupled with the modulation clock input, a transmit select input coupled with the transmit select output, and positive and negative output communication terminals.
-
公开(公告)号：US20200304890A1
公开(公告)日：2020-09-24
申请号：US16819562
申请日：2020-03-16
摘要： A monitoring circuit for a photovoltaic module includes a measurement conditioning circuit, a microcontroller circuit, and a transmitter circuit. The measurement conditioning circuit includes a voltage sense terminal, a voltage reference terminal, and a digital measurement data output. The microcontroller circuit includes a digital measurement data input coupled with the digital measurement data output, a modulation clock input, a measurement data stream output, and a transmit select output. The transmitter circuit includes a measurement data stream input coupled with the measurement data stream output, a modulation clock output coupled with the modulation clock input, a transmit select input coupled with the transmit select output, and positive and negative output communication terminals.
-
公开(公告)号：US20200303949A1
公开(公告)日：2020-09-24
申请号：US16540417
申请日：2019-08-14
摘要： A controller circuit for a PV module includes a receiver circuit and a mode control and power conversion circuit. The receiver circuit receives a first signal from a transmitter circuit associated with the PV module. The receiver circuit changes a second signal from a first state to a second state based the first signal. The mode control and power conversion circuit receives a DC string voltage from a string of PV cells associated with the PV module, receives the second signal from the receiver circuit, switches from a first mode to a second mode in response to the second signal being changed to the second state, converts the DC string voltage to a standby voltage in the second mode, and provides the standby voltage to DC power lines between the PV module and a DC-to-AC inverter in the second mode.
-
公开(公告)号：US20220263341A1
公开(公告)日：2022-08-18
申请号：US17731140
申请日：2022-04-27
摘要： A controller circuit for a PV module includes a receiver circuit and a mode control and power conversion circuit. The receiver circuit receives a first signal from a transmitter circuit and changes a second signal from a first state to a second state responsive to the first signal. The mode control and power conversion circuit receives a DC voltage from a string of PV cells, receives the second signal from the receiver circuit, switches from a first mode to a second mode in response to the second signal being in the second state, converts the DC string voltage to a standby voltage in the second mode, and provides the standby voltage to DC power lines. The standby voltage is less than an operating voltage provided by the mode control and power conversion circuit in the first mode.
-
-
-
-
-
-
-
-
-
搜索结果
23 条记录 (耗时 0.052 秒)
