利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

69 条记录 (耗时 0.027 秒)

    Packaging tab
    2.
    发明授权
    Packaging tab 失效
    包装标签

    公开(公告)号：US5518133A

    公开(公告)日：1996-05-21

    申请号：US385711

    申请日：1995-02-08

    申请人： Thomas J. Hayes ,  Stephen A. Smith

    发明人： Thomas J. Hayes ,  Stephen A. Smith

    IPC分类号： B65D17/34 ,  B65D43/02

    CPC分类号： B65D43/0212 ,  B65D2543/00092 ,  B65D2543/00296 ,  B65D2543/00351 ,  B65D2543/00527 ,  B65D2543/00537 ,  B65D2543/00657 ,  B65D2543/00685 ,  B65D2543/00731 ,  B65D2543/00796 ,  B65D2543/00842

    摘要： A cover for a packaging arrangement, comprising a side flange having an undercut disposed therein for releasably engaging a base of said packaging arrangement; and a non-planar shaped tab having a first edge connected to said side flange along the length of said first edge and having a second edge connected to said side flange only at the terminating points of said second edge, said undercut extending in a continuous, unbroken manner in the vicinity of said tab.

    摘要翻译： 一种用于包装装置的盖子，包括一个侧面凸缘，该侧面凸缘具有设置在其中的底切部，用于可释放地接合所述包装装置的底座; 以及非平面形突片，其具有沿着所述第一边缘的长度连接到所述侧凸缘的第一边缘，并且具有仅在所述第二边缘的终止点处连接到所述侧凸缘的第二边缘，所述底切部以连续的， 不间断地在所述突片附近。

    Collapsible Storage Container
    7.
    发明申请
    Collapsible Storage Container 有权

    公开(公告)号：US20230008715A1

    公开(公告)日：2023-01-12

    申请号：US17369038

    申请日：2021-07-07

    申请人： Stephen A. Smith

    发明人： Stephen A. Smith

    IPC分类号： B65D21/08 ,  B65D85/36 ,  A47J47/12 ,  B65D8/00 ,  B65D81/20

    摘要： Various aspects of the disclosure generally relate to a collapsible storage container with multiple sleeves. In some implementations a two-sleeve variant is described. In some implementations a three-sleeve variant is described. Both variants may be used to contain appropriately sized and shaped objects, for example bread, maps, posters, blueprints, plans, etc.

    Method and apparatus for providing register and interrupt compatibility between non-identical integrated circuits
    9.
    发明授权
    Method and apparatus for providing register and interrupt compatibility between non-identical integrated circuits 失效
    用于在不相同集成电路之间提供寄存器和中断兼容性的方法和装置

    公开(公告)号：US5812858A

    公开(公告)日：1998-09-22

    申请号：US719596

    申请日：1996-09-25

    申请人： Narasimha R. Nookala ,  Ashutosh S. Dikshit ,  Daniel G. Bezzant ,  Stephen A. Smith ,  Jihad Y. Abudayyeh ,  Arunachalam Vaidyanathan

    发明人： Narasimha R. Nookala ,  Ashutosh S. Dikshit ,  Daniel G. Bezzant ,  Stephen A. Smith ,  Jihad Y. Abudayyeh ,  Arunachalam Vaidyanathan

    IPC分类号： G06F9/30 ,  G06F9/318 ,  G06F13/10 ,  G06F9/46

    CPC分类号： G06F13/105 ,  G06F9/30098 ,  G06F9/30123 ,  G06F9/30189 ,  G06F9/455

    摘要： An apparatus for providing register compatibility between integrated circuits having different register and interrupt configurations is designed to operate with software that was written for previous hardware. Versions of software written for previous hardware attempt non-native register accesses for which the integrated circuit is designed to emulate the non-native register set. Versions of software specifically written for the present hardware attempt native register accesses for which no emulation is necessary. In the preferred embodiment only one physical register set is included on the integrated circuit and a compatibility engine is used when a non-native register access is attempted. The compatibility engine is coupled between a bus interface unit and the physical register set and allows a user or system designer to address a register set of another integrated circuit having a different configuration than the physical register set. The compatibility engine converts the address and maps the data bits of the emulated register into registers within the physical register set. Alternatively, two sets of registers can be physically included on the integrated circuit. An interrupt compatibility circuit is also designed to operate in at least a first mode or a second mode. In the first mode the interrupt information is written to an appropriate register and then mapped into the appropriate bits of the physical register set. In the second mode the interrupt information is written directly to the appropriate register. In both the first and second modes, steering bits from the appropriate register are used to map system, management and wakeup interrupts to the appropriate interrupt pad where the interrupt request signal is then shaped.

    摘要翻译： 用于在具有不同寄存器和中断配置的集成电路之间提供寄存器兼容性的设备被设计为使用为先前硬件编写的软件进行操作。 为先前硬件编写的软件版本尝试非本地寄存器访问，集成电路设计用于模拟非本地寄存器集。 针对当前硬件专门编写的软件版本会尝试不需要仿真的本地寄存器访问。 在优选实施例中，集成电路中仅包括一个物理寄存器组，并且当尝试非本地寄存器访问时使用兼容性引擎。 兼容性引擎耦合在总线接口单元和物理寄存器组之间，并且允许用户或系统设计者寻址具有与物理寄存器组不同的配置的另一个集成电路的寄存器组。 兼容性引擎转换地址，并将仿真寄存器的数据位映射到物理寄存器集中的寄存器。 或者，集成电路可以物理地包括两组寄存器。 中断兼容性电路还被设计为在至少第一模式或第二模式中操作。 在第一种模式下，中断信息被写入适当的寄存器，然后映射到物理寄存器组的相应位。 在第二种模式下，中断信息直接写入适当的寄存器。 在第一和第二模式中，来自适当寄存器的转向位用于将系统，管理和唤醒中断映射到中断请求信号然后成形的适当中断焊盘。

    Method and apparatus for providing register compatibility between non-identical integrated circuits
    10.
    发明授权
    Method and apparatus for providing register compatibility between non-identical integrated circuits 失效
    用于在不相同的集成电路之间提供寄存器兼容性的方法和装置

    公开(公告)号：US5796981A

    公开(公告)日：1998-08-18

    申请号：US308167

    申请日：1994-09-16

    申请人： Jihad Y. Abudayyeh ,  Ashutosh S. Dikshit ,  Daniel G. Bezzant ,  Stephen A. Smith ,  Narasimha R. Nookala ,  Arunachalam Vaidyanathan

    发明人： Jihad Y. Abudayyeh ,  Ashutosh S. Dikshit ,  Daniel G. Bezzant ,  Stephen A. Smith ,  Narasimha R. Nookala ,  Arunachalam Vaidyanathan

    IPC分类号： G06F9/30 ,  G06F9/318 ,  G06F9/00 ,  G06F13/00

    CPC分类号： G06F9/30174 ,  G06F9/30138

    摘要： An apparatus for providing register compatibility between integrated circuits having different register and interrupt configurations is designed to operate with software. Software may attempt non-native register accesses; the integrated circuit of the present invention will emulate a non-native register set. In the preferred embodiment only one physical register set is included on the integrated circuit and a compatibility engine is used when a non-native register access is attempted. The compatibility engine is coupled between a bus interface unit and the physical register set and allows a user or system designer to address a register set of another integrated circuit having a different configuration than the physical register set. The compatibility engine converts the address and maps the data bits of the emulated register into registers within the physical register set. Alternatively, two sets of registers can be physically included on the integrated circuit. An interrupt compatibility circuit is also designed to operate in at least a first mode or a second mode. In the first mode, the interrupt information is written to an appropriate register and then mapped into appropriate bits of the physical register set. In the second mode, interrupt information is written directly to the appropriate register.

    摘要翻译： 用于在具有不同寄存器和中断配置的集成电路之间提供寄存器兼容性的装置被设计为与软件一起操作。 软件可以尝试非本地寄存器访问; 本发明的集成电路将模拟非本地寄存器组。 在优选实施例中，集成电路中仅包括一个物理寄存器组，并且当尝试非本地寄存器访问时使用兼容性引擎。 兼容性引擎耦合在总线接口单元和物理寄存器组之间，并且允许用户或系统设计者寻址具有与物理寄存器组不同的配置的另一个集成电路的寄存器组。 兼容性引擎转换地址，并将仿真寄存器的数据位映射到物理寄存器集中的寄存器。 或者，集成电路可以物理地包括两组寄存器。 中断兼容性电路还被设计为在至少第一模式或第二模式中操作。 在第一种模式下，将中断信息写入适当的寄存器，然后映射到物理寄存器组的相应位。 在第二种模式下，中断信息直接写入适当的寄存器。