Network computer systems with power management

    公开(公告)号:US10156890B2

    公开(公告)日:2018-12-18

    申请号:US15092492

    申请日:2016-04-06

    IPC分类号: G06F3/06 G06F1/32 G06F9/50

    摘要: In one embodiment of the invention, a memory apparatus is disclosed. The memory apparatus includes a memory array, a block read/write controller, and a random access read memory controller. The memory array is block read/write accessible and random read accessible. The block read/write controller is coupled between the memory array and an external interconnect. The block read/write controller performs block read/write operations upon the memory array to access blocks of consecutive memory locations therein. The random access read memory controller is coupled between the memory array and the external interconnect in parallel with the block read/write access controller. The random access read memory controller performs random read memory operations upon the memory array to access random memory locations therein.