公开(公告)号：US10673438B1

公开(公告)日：2020-06-02

申请号：US16373524

申请日：2019-04-02

Applicant: Xilinx, Inc.

Inventor： Adam Elkins ,  Ephrem C. Wu ,  John M. Thendean ,  Adnan Pratama ,  Yashodhara Parulkar ,  Xiaoqian Zhang

IPC: G06F7/38 ,  H03K19/173 ,  H03K19/17724 ,  G06F7/575 ,  H03K19/1776 ,  G06F7/501 ,  G06F7/523 ,  G06F7/48

Abstract: A digital signal processor (DSP) slice is disclosed. The DSP slice includes an input stage to receive a plurality of input signals, a pre-adder coupled to the input stage and configured to perform one or more operations on one or more of the plurality of input signals, and a multiplier coupled to the input stage and the pre-adder and configured to perform one or more multiplication operations on one or more of the plurality of input signals or the output of the pre-adder. The DSP slice further includes an arithmetic logic unit (ALU) coupled to the input stage, the pre-adder, and the multiplier. The ALU is configured to perform one or more mathematical or logical operations on one or more of the plurality of input signals, the output of the pre-adder, or the output of the multiplier. The DSP slice also includes an output stage coupled to the ALU, the output stage configured to generate one or more output signals based at least in part on one or more of the outputs of the ALU, or at least one of the plurality of input signals.