利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

48 条记录 (耗时 0.024 秒)

    Tracking scheme for memory
    1.
    发明授权
    Tracking scheme for memory 有权
    内存跟踪方案

    公开(公告)号：US08976614B2

    公开(公告)日：2015-03-10

    申请号：US13026021

    申请日：2011-02-11

    申请人： Yong Zhang ,  Derek C. Tao ,  Dongsik Jeong ,  Young Suk Kim ,  Kuoyuan (Peter) Hsu

    发明人： Yong Zhang ,  Derek C. Tao ,  Dongsik Jeong ,  Young Suk Kim ,  Kuoyuan (Peter) Hsu

    IPC分类号： G11C7/06 ,  G11C7/22 ,  G11C11/419

    CPC分类号： G11C7/227 ,  G11C11/419

    摘要： A memory has a tracking circuit for a read tracking operation. The memory includes a memory bit cell array, a tracking column, a tracking row, a sense amplifier row coupled to the memory bit cell array and the tracking row, and a sense amplifier enable logic. The memory further includes a tracking bit line coupled to the tracking column and the sense amplifier enable logic, and a tracking word line coupled to the tracking row and the sense amplifier enable logic. The tracking circuit is configured to track a column time delay along the tracking column before a row time delay along the tracking row.

    摘要翻译： 存储器具有用于读取跟踪操作的跟踪电路。 存储器包括存储位单元阵列，跟踪列，跟踪行，耦合到存储器位单元阵列和跟踪行的读出放大器行以及读出放大器使能逻辑。 存储器还包括耦合到跟踪列和读出放大器使能逻辑的跟踪位线，以及耦合到跟踪行和读出放大器使能逻辑的跟踪字线。 跟踪电路被配置为沿着跟踪行在行时间延迟之前跟踪沿着跟踪列的列时间延迟。

    Dual rail memory
    2.
    发明授权
    Dual rail memory 有权
    双轨内存

    公开(公告)号：US08305827B2

    公开(公告)日：2012-11-06

    申请号：US12835197

    申请日：2010-07-13

    申请人： Derek C. Tao ,  Kuoyuan (Peter) Hsu ,  Dong Sik Jeong ,  Young Suk Kim ,  Young Seog Kim ,  Yukit Tang

    发明人： Derek C. Tao ,  Kuoyuan (Peter) Hsu ,  Dong Sik Jeong ,  Young Suk Kim ,  Young Seog Kim ,  Yukit Tang

    IPC分类号： G11C5/14

    CPC分类号： G11C5/14

    摘要： A memory array comprises a plurality of memory cells arranged in a plurality of rows and a plurality of columns. A column of the plurality of columns includes a first power supply node configured to provide a first voltage, a second power supply node configured to provide a second voltage, and a plurality of internal supply nodes electrically coupled together and configured to receive the first voltage or the second voltage for a plurality of memory cells in the column and a plurality of internal ground nodes. The internal ground nodes are electrically coupled together and configured to provide at least two current paths for the plurality of memory cells in the column.

    摘要翻译： 存储器阵列包括以多行和多列布置的多个存储单元。 多列的列包括被配置为提供第一电压的第一电源节点，被配置为提供第二电压的第二电源节点和电耦合在一起并被配置为接收第一电压的多个内部供电节点， 该列中的多个存储单元的第二电压和多个内部接地节点。 内部接地节点电耦合在一起并且被配置为为列中的多个存储器单元提供至少两个电流路径。

    Recycling charges
    3.
    发明授权
    Recycling charges 有权
    回收费用

    公开(公告)号：US08587991B2

    公开(公告)日：2013-11-19

    申请号：US13429082

    申请日：2012-03-23

    申请人： Young Seog Kim ,  Kuoyuan (Peter) Hsu ,  Derek C. Tao ,  Young Suk Kim

    发明人： Young Seog Kim ,  Kuoyuan (Peter) Hsu ,  Derek C. Tao ,  Young Suk Kim

    IPC分类号： G11C11/00 ,  G11C7/00 ,  G11C5/14

    CPC分类号： G11C11/412

    摘要： A circuit includes a first node; a second node; a first PMOS transistor having a source coupled to the first node, a drain coupled to a first control transistor, and a gate driven by a first voltage; and a first NMOS transistor having a source coupled to the second node, a drain coupled to the first control transistor, and a gate driven by a second voltage. The first PMOS transistor is configured to automatically turn off based on the first voltage and a first node voltage at the first node. The first NMOS transistor is configured to automatically turn off based on the second voltage and a second node voltage at the second node. When the first PMOS transistor, the control transistor, and the first NMOS transistor are on, the first node voltage is lowered while the second voltage is raised.

    摘要翻译： 电路包括第一节点; 第二个节点; 具有耦合到第一节点的源极的第一PMOS晶体管，耦合到第一控制晶体管的漏极和由第一电压驱动的栅极; 以及第一NMOS晶体管，其具有耦合到第二节点的源极，耦合到第一控制晶体管的漏极和由第二电压驱动的栅极。 第一PMOS晶体管被配置为基于第一节点处的第一电压和第一节点电压自动关闭。 第一NMOS晶体管被配置为基于第二节点处的第二电压和第二节点电压自动关闭。 当第一PMOS晶体管，控制晶体管和第一NMOS晶体管导通时，第一节点电压降低，而第二电压升高。

    Recycling charges
    4.
    发明授权
    Recycling charges 有权
    回收费用

    公开(公告)号：US08159862B2

    公开(公告)日：2012-04-17

    申请号：US12843366

    申请日：2010-07-26

    申请人： Young Seog Kim ,  Kuoyuan (Peter) Hsu ,  Derek C. Tao ,  Young Suk Kim

    发明人： Young Seog Kim ,  Kuoyuan (Peter) Hsu ,  Derek C. Tao ,  Young Suk Kim

    IPC分类号： G11C11/00 ,  G11C7/00 ,  G11C5/14

    CPC分类号： G11C11/412

    摘要： A circuit includes a first node; a second node; a first PMOS transistor having a source coupled to the first node, a drain coupled to a first control transistor, and a gate driven by a first voltage; and a first NMOS transistor having a source coupled to the second node, a drain coupled to the first control transistor, and a gate driven by a second voltage. The first PMOS transistor is configured to automatically turn off based on the first voltage and a first node voltage at the first node. The first NMOS transistor is configured to automatically turn off based on the second voltage and a second node voltage at the second node. When the first PMOS transistor, the control transistor, and the first NMOS transistor are on, the first node voltage is lowered while the second voltage is raised.

    摘要翻译： 电路包括第一节点; 第二个节点; 具有耦合到第一节点的源极的第一PMOS晶体管，耦合到第一控制晶体管的漏极和由第一电压驱动的栅极; 以及第一NMOS晶体管，其具有耦合到第二节点的源极，耦合到第一控制晶体管的漏极和由第二电压驱动的栅极。 第一PMOS晶体管被配置为基于第一节点处的第一电压和第一节点电压自动关闭。 第一NMOS晶体管被配置为基于第二节点处的第二电压和第二节点电压自动关闭。 当第一PMOS晶体管，控制晶体管和第一NMOS晶体管导通时，第一节点电压降低，而第二电压升高。

    Layout of memory strap cell
    5.
    发明授权
    Layout of memory strap cell 有权
    记忆带细胞布局

    公开(公告)号：US08704376B2

    公开(公告)日：2014-04-22

    申请号：US13443467

    申请日：2012-04-10

    申请人： Jacklyn Chang ,  Evan Yong Zhang ,  Derek C. Tao ,  Kuoyuan (Peter) Hsu

    发明人： Jacklyn Chang ,  Evan Yong Zhang ,  Derek C. Tao ,  Kuoyuan (Peter) Hsu

    IPC分类号： H01L23/498

    CPC分类号： H01L27/1104 ,  H01L27/0207

    摘要： A layout structure includes a substrate, a well, a first dopant area, a second dopant area, a first poly region, a third dopant area, a fourth dopant area, and a second poly region. The well is in the substrate. The first poly region is in between the first dopant area and the second dopant area. The second poly region is in between the third dopant area and the fourth dopant area. The first dopant area, the second dopant area, the third dopant area, and the fourth dopant area are in the well. The first dopant area is configured to serve as a source of a transistor and to receive a first voltage value from a first power supply source. The well is configured to serve as a bulk of the transistor and to receive a second voltage value from a second power supply source.

    摘要翻译： 布局结构包括衬底，阱，第一掺杂区，第二掺杂区，第一多晶区，第三掺杂区，第四掺杂区和第二多晶区。 井在底层。 第一多晶硅区位于第一掺杂区和第二掺杂区之间。 第二聚合区位于第三掺杂区和第四掺杂区之间。 第一掺杂剂区域，第二掺杂剂区域，第三掺杂剂区域和第四掺杂剂区域在井中。 第一掺杂剂区域被配置为用作晶体管的源极并且从第一电源接收第一电压值。 阱被配置为用作晶体管的体积并从第二电源接收第二电压值。

    Tracking capacitive loads
    9.
    发明授权
    Tracking capacitive loads 有权
    跟踪容性负载

    公开(公告)号：US08605523B2

    公开(公告)日：2013-12-10

    申请号：US13399877

    申请日：2012-02-17

    申请人： Derek C. Tao ,  Young Seog Kim ,  Kuoyuan (Peter) Hsu ,  Bing Wang ,  Annie-Li-Keow Lum

    发明人： Derek C. Tao ,  Young Seog Kim ,  Kuoyuan (Peter) Hsu ,  Bing Wang ,  Annie-Li-Keow Lum

    IPC分类号： G11C7/00

    CPC分类号： G11C29/24 ,  G11C7/222 ,  G11C11/41 ,  G11C29/50012 ,  G11C2029/5002

    摘要： A time delay is determined to cover a timing of a memory cell in a memory macro having a tracking circuit. Based on the time delay, a capacitance corresponding to the time delay is determined. A capacitor having the determined capacitance is utilized. The capacitor is coupled to a first data line of a tracking cell of the tracking circuit. A first transition of the first data line causes a first transition of a second data line of the memory cell.

    摘要翻译： 确定时间延迟以覆盖具有跟踪电路的存储器宏中的存储器单元的定时。 基于时间延迟，确定与时间延迟相对应的电容。 使用具有确定的电容的电容器。 电容器耦合到跟踪电路的跟踪单元的第一数据线。 第一数据线的第一转变导致存储器单元的第二数据线的第一转变。

    Two-port SRAM write tracking scheme
    10.
    发明授权
    Two-port SRAM write tracking scheme 有权
    双端口SRAM写入跟踪方案

    公开(公告)号：US08619477B2

    公开(公告)日：2013-12-31

    申请号：US12839624

    申请日：2010-07-20

    申请人： Bing Wang ,  Kuoyuan (Peter) Hsu ,  Derek C. Tao

    发明人： Bing Wang ,  Kuoyuan (Peter) Hsu ,  Derek C. Tao

    IPC分类号： G11C7/10

    CPC分类号： G11C11/419 ,  G11C11/413

    摘要： A Static Random Access Memory (SRAM) includes at least two memory cells sharing a read bit line (RBL) and a write bit line (WBL). Each memory cell is coupled to a respective read word line (RWL) and a respective write word line (WWL). A write tracking control circuit is coupled to the memory cells for determining a write time of the memory cells. The write tracking control circuit is capable of receiving an input voltage and providing an output voltage. The respective RWL and the respective WWL of each memory cell are asserted during a write tracking operation.

    摘要翻译： 静态随机存取存储器（SRAM）包括共享读位线（RBL）和写位线（WBL）的至少两个存储器单元。 每个存储单元耦合到相应的读字线（RWL）和相应的写字线（WWL）。 写跟踪控制电路耦合到存储器单元，以确定存储器单元的写入时间。 写跟踪控制电路能够接收输入电压并提供输出电压。 在写跟踪操作期间，各存储单元的相应RWL和相应的WWL被断言。