中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

7 records (took 0.013 seconds)

    Fin-shaped antenna apparatus for vehicle radio application
    1.
    发明授权
    Fin-shaped antenna apparatus for vehicle radio application 有权
    用于车载无线电应用的鳍状天线装置

    公开(公告)号：US07239281B2

    公开(公告)日：2007-07-03

    申请号：US11099509

    申请日：2005-04-06

    Applicant: Yu-Sheng Lu

    Inventor： Yu-Sheng Lu

    IPC: H01Q1/32

    CPC classification number: H01Q1/3275 ,  H01Q1/405 ,  H01Q7/00 ,  H01Q11/08

    Abstract: A fin-shaped antenna apparatus for vehicle ratio application is electrically connected to a wireless receiver circuit and receives a radio signal. The fin-shaped antenna apparatus includes a fin-shaped cover, an AM antenna, a signal amplifier circuit board, an FM resonance circuit on the signal amplifier circuit board and a metal base. The AM antenna is separated with the FM resonance circuit. The FM resonance circuit comprises a plurality of inductors to form a resonance circuit and is connected to a metal base for enhancing the signal reception thereof. Therefore the signal quality for vehicle ratio application is enhanced.

    Abstract translation: 用于车辆比例应用的鳍状天线装置电连接到无线接收器电路并接收无线电信号。 翅片状天线装置包括鳍状盖，AM天线，信号放大器电路板，信号放大器电路板上的FM谐振电路和金属基座。 AM天线与FM谐振电路分离。 FM谐振电路包括多个电感器以形成谐振电路，并且连接到金属基座以增强其信号接收。 因此，车辆比例应用的信号质量得到提高。

    Methods and systems for reducing clock skew in a gated clock tree
    2.
    发明授权
    Methods and systems for reducing clock skew in a gated clock tree 有权
    用于减少门控时钟树中时钟偏移的方法和系统

    公开(公告)号：US08086982B2

    公开(公告)日：2011-12-27

    申请号：US12397654

    申请日：2009-03-04

    Applicant: Chia-Ming Chang ,  Shih-Hsu Huang ,  Yuan-Kai Ho ,  Jia-Zong Lin ,  Hsin-Po Wang ,  Yu-Sheng Lu

    Inventor： Chia-Ming Chang ,  Shih-Hsu Huang ,  Yuan-Kai Ho ,  Jia-Zong Lin ,  Hsin-Po Wang ,  Yu-Sheng Lu

    IPC: G06F17/50

    CPC classification number: H03K19/00323 ,  G06F1/10 ,  G06F17/505 ,  G06F2217/62

    Abstract: Systems and methods for synthesizing a gated clock tree with reduced clock skew are provided. A gated clock tree circuit with reduced clock skew may include a clock source and edge-triggered state elements. A gated clock tree disposed between the clock source and state elements may include a level in which each logic gate has a common logic type. Logic gates in the gated clock tree may also be configured as logic-gate buffers. The logic gates may also be configured as NAND-gated equivalents. The clock signal distributed through the gated clock tree may drive both positive-edge-triggered and negative-edge-triggered state elements.

    Abstract translation: 提供了用于合成具有减少的时钟偏移的门控时钟树的系统和方法。 具有减少的时钟偏移的门控时钟树电路可以包括时钟源和边沿触发状态元件。 设置在时钟源和状态元件之间的选通时钟树可以包括其中每个逻辑门具有公共逻辑类型的级别。 门控时钟树中的逻辑门也可以配置为逻辑门缓冲器。 逻辑门也可以被配置为NAND门控等效。 通过门控时钟树分配的时钟信号可以驱动正边沿触发和负边沿触发状态元件。

    Automatic schematic diagram generation using topology information
    4.
    发明授权
    Automatic schematic diagram generation using topology information 有权
    使用拓扑信息自动生成示意图

    公开(公告)号：US06980211B2

    公开(公告)日：2005-12-27

    申请号：US10064035

    申请日：2002-06-04

    Applicant: Shyh-Chang Lin ,  Chia-Huei Lee ,  Yu-Sheng Lu ,  Bang-Hwa Ho

    Inventor： Shyh-Chang Lin ,  Chia-Huei Lee ,  Yu-Sheng Lu ,  Bang-Hwa Ho

    IPC: G06F17/50 ,  G06T11/20

    CPC classification number: G06T11/206 ,  G06F17/509 ,  G06F2217/74 ,  Y10S715/964

    Abstract: A netlist of a schematic diagram is generated. The netlist indicates the connectivity of components through connection lines. A normal display mode is provided in which at least a portion of the components are presented on the display, and connection lines corresponding to the components are also displayed. A topology display mode is provided in which the components are presented on the display without the connection lines. The user can switch between the topology display mode and the normal display mode while editing the schematic diagram. Automatic pin assignment and routing of the connection lines is performed according to the netlist, and is based upon grouping similarly classified connection lines. An abstract display mode is provided that presents abstract lines for a selected component, with a single abstract line running between two connected components. The abstract display mode is combinable with the topology display mode. Finally, the automatic positioning of components according to predefined topology templates is provided.

    Abstract translation: 生成示意图的网表。 网表通过连接线指示组件的连接。 提供了一种正常显示模式，其中至少一部分组件被呈现在显示器上，并且还显示了与组件对应的连接线。 提供了一种拓扑显示模式，其中组件呈现在显示器上而没有连接线。 在编辑原理图时，用户可以在拓扑显示模式和正常显示模式之间进行切换。 根据网表执行连接线的自动引脚分配和布线，并且基于对类似分类的连接线进行分组。 提供了抽象显示模式，其提供了所选组件的抽象行，单个抽象行在两个连接的组件之间运行。 抽象显示模式与拓扑显示模式相结合。 最后，提供了根据预定义的拓扑模板自动定位组件。

    METHODS AND SYSTEMS FOR REDUCING CLOCK SKEW IN A GATED CLOCK TREE
    5.
    发明申请
    METHODS AND SYSTEMS FOR REDUCING CLOCK SKEW IN A GATED CLOCK TREE 有权
    用于减少时钟树中的时钟的方法和系统

    公开(公告)号：US20100225353A1

    公开(公告)日：2010-09-09

    申请号：US12397654

    申请日：2009-03-04

    Applicant: Chia-Ming CHANG ,  Shih-Hsu Huang ,  Yuan-Kai Ho ,  Jia-Zong Lin ,  Hsin-Po Wang ,  Yu-Sheng Lu

    Inventor： Chia-Ming CHANG ,  Shih-Hsu Huang ,  Yuan-Kai Ho ,  Jia-Zong Lin ,  Hsin-Po Wang ,  Yu-Sheng Lu

    IPC: H03K19/00

    CPC classification number: H03K19/00323 ,  G06F1/10 ,  G06F17/505 ,  G06F2217/62

    Abstract: Systems and methods for synthesizing a gated clock tree with reduced clock skew are provided. A gated clock tree circuit with reduced clock skew may include a clock source and edge-triggered state elements. A gated clock tree disposed between the clock source and state elements may include a level in which each logic gate has a common logic type. Logic gates in the gated clock tree may also be configured as logic-gate buffers. The logic gates may also be configured as NAND-gated equivalents. The clock signal distributed through the gated clock tree may drive both positive-edge-triggered and negative-edge-triggered state elements.

    Abstract translation: 提供了用于合成具有减少的时钟偏移的门控时钟树的系统和方法。 具有减少的时钟偏移的门控时钟树电路可以包括时钟源和边沿触发状态元件。 设置在时钟源和状态元件之间的选通时钟树可以包括其中每个逻辑门具有公共逻辑类型的级别。 门控时钟树中的逻辑门也可以配置为逻辑门缓冲器。 逻辑门也可以被配置为NAND门控等效。 通过门控时钟树分配的时钟信号可以驱动正边沿触发和负边沿触发状态元件。

    FIN-SHAPED ANTENNA APPARATUS FOR VEHICLE RADIO APPLICATION
    7.
    发明申请
    FIN-SHAPED ANTENNA APPARATUS FOR VEHICLE RADIO APPLICATION 有权
    用于车辆无线电应用的精细形状的天线装置

    公开(公告)号：US20060227057A1

    公开(公告)日：2006-10-12

    申请号：US11099509

    申请日：2005-04-06

    Applicant: Yu-Sheng Lu

    Inventor： Yu-Sheng Lu

    IPC: H01Q1/32

    CPC classification number: H01Q1/3275 ,  H01Q1/405 ,  H01Q7/00 ,  H01Q11/08

    Abstract: A fin-shaped antenna apparatus for vehicle ratio application is electrically connected to a wireless receiver circuit and receives a radio signal. The fin-shaped antenna apparatus includes a fin-shaped cover, an AM antenna, a signal amplifier circuit board, an FM resonance circuit on the signal amplifier circuit board and a metal base. The AM antenna is separated with the FM resonance circuit. The FM resonance circuit comprises a plurality of inductors to form a resonance circuit and is connected to a metal base for enhancing the signal reception thereof. Therefore the signal quality for vehicle ratio application is enhanced.

    Abstract translation: 用于车辆比例应用的鳍状天线装置电连接到无线接收器电路并接收无线电信号。 翅片状天线装置包括鳍状盖，AM天线，信号放大器电路板，信号放大器电路板上的FM谐振电路和金属基座。 AM天线与FM谐振电路分开。 FM谐振电路包括多个电感器以形成谐振电路，并且连接到金属基座以增强其信号接收。 因此，车辆比例应用的信号质量得到提高。

Patent Agency Ranking