METHOD FOR DEMODULATING A RF SIGNAL
    1.
    发明公开

    公开(公告)号:US20240214010A1

    公开(公告)日:2024-06-27

    申请号:US18392372

    申请日:2023-12-21

    IPC分类号: H04B1/00 H04B1/16

    摘要: The present disclosure relates to a method for demodulating a RF signal comprising the steps of: detecting if an analog to digital converter (ADC) of a Near Zero Intermediate Frequency (NZIF) receiver is in a clipping state; and if yes: determining and storing a first value (RSSI1) representative of the energy of a received signal demodulated by the Near Zero Intermediate Frequency (NZIF) receiver using a first intermediate frequency (IF1); determining and storing a second value (RSSI2) representative of the energy of the received signal demodulated by the Near Zero Intermediate Frequency (NZIF) receiver using a second intermediate frequency (IF2) corresponding to the opposite value of the first intermediate frequency (IF1), selecting the intermediate frequency corresponding to the lowest value of said first and second values.

    Device and method for a frequency modulated signal

    公开(公告)号:US11630665B2

    公开(公告)日:2023-04-18

    申请号:US17404835

    申请日:2021-08-17

    发明人: Lionel Cimaz

    IPC分类号: G06F9/22 G06F9/30 H03K5/135

    摘要: A method executes instructions, each corresponding to switching a signal, a delay, and a condition selected among first, second, or third conditions. Each execution includes performing, after the delay, switching the signal if the condition is the first condition, if the condition is the second condition and a flag is in an active state, or if the condition is the third condition and the flag is in an inactive state, or not switching the signal if the condition is the second condition and the flag is in the inactive state, or if the condition is the third condition and the flag is in the active state. A first instruction represents a first switching of a first signal, a first delay, and the second condition, and is immediately followed by a second instruction representing the first switching of the first signal, a second delay, and the third condition.

    Quality factor estimation of an inductive element

    公开(公告)号:US11588353B2

    公开(公告)日:2023-02-21

    申请号:US17461305

    申请日:2021-08-30

    IPC分类号: H02J50/12 H04B5/00

    摘要: The present disclosure relates to a device comprising an inductive element and a first capacitive element series connected between a first node and a second node, a first MOS transistor connected between the first node and a third node configured to receive a reference potential, the second node being coupled directly or via a second MOS transistor to the third node, a second capacitive element connected between a fourth node and an interconnection node between the first capacitive element and the inductive element, a current generator configured to provide an AC current to the fourth node, and a switch connected between the fourth node and the third node.

    SECURED BOOT OF A PROCESSING UNIT

    公开(公告)号:US20220318392A1

    公开(公告)日:2022-10-06

    申请号:US17657027

    申请日:2022-03-29

    摘要: The present disclosure relates to a method for booting a processing device, the method including: generating, by a monotonic counter and during a first boot phase, a first count value; transmitting, by the monotonic counter, the first count value to an access control circuit of a memory; reading, on the basis of the first count value, first data stored in the memory; and generating, by the monotonic counter and during a second boot phase, a second count value greater than the first count value. The access control circuit of the memory is configured so that the reading of the first data is not authorized on the basis of the second count value.

    ELECTRONIC SYSTEM COMPRISING A PLURALITY OF MICROPROCESSORS

    公开(公告)号:US20220209947A1

    公开(公告)日:2022-06-30

    申请号:US17553481

    申请日:2021-12-16

    IPC分类号: H04L9/08

    摘要: The present description concerns an electronic system including one or a plurality of first microprocessors, a second microprocessor for securely managing first encryption keys of the first microprocessors, the second microprocessor being configured to communicate with each first microprocessor and including a first non-volatile memory having at least one second key stored therein, and for each first microprocessor, a second non-volatile memory external to the second microprocessor and containing the first keys of the first microprocessor encrypted with the second key.

    METHOD AND SYSTEM FOR MANAGING THE OPERATION OF A GROUP OF SEVERAL CONNECTED OBJECTS

    公开(公告)号:US20220147319A1

    公开(公告)日:2022-05-12

    申请号:US17582748

    申请日:2022-01-24

    发明人: Frederic Ruelle

    IPC分类号: G06F7/58

    摘要: In an embodiment a method for generating a random number includes selecting, by a first object, first symbols from an entropy pool of the first object, wherein the first object is an object of a group of mutually connected objects which are substantially identical, and wherein the entropy pool is fed with second symbols by objects of the group of mutually connected objects, applying, by the first object, a hash function to the first symbols to generate a random seed and generating, by the first object, the random number from the random seed.