Semiconductor package with plateable encapsulant and a method for manufacturing the same
Abstract:
A package which comprises a first encapsulant configured so that electrically conductive material is plateable thereon, and a second encapsulant configured so that electrically conductive material is not plateable thereon.
Public/Granted literature
Information query
Patent Agency Ranking
0/0