Invention Grant
US6111435A Low power multiplexer with shared, clocked transistor 有权
具有共享时钟晶体管的低功率多路复用器

Low power multiplexer with shared, clocked transistor
Abstract:
A circuit includes first and second pull-up transistors having first and second drains, respectively, each coupled to separate voltage clamps. The gates of each of the two pull-up transistors are coupled to a clock signal line. The circuit further includes a shared pull-down transistor, the gate of which is coupled to the clock signal line. The drain of the shared pull-down transistor is coupled to the first drain via at least one pull-down transistor in series with the shared pull-down transistor. The drain of the shared pull-down transistor is also coupled to the second drain via at least one pull-down transistor in series with the shared pull-down transistor. This circuit may be found useful in multiplexing applications.
Information query
Patent Agency Ranking
0/0