发明授权
- 专利标题: Multichip package structure and method of manufacturing the same
- 专利标题(中): 多芯片封装结构及其制造方法
-
申请号: US13425692申请日: 2012-03-21
-
公开(公告)号: US09125328B2公开(公告)日: 2015-09-01
- 发明人: Chia-Tin Chung , Chao-Chin Wu , Fang-Kuei Wu
- 申请人: Chia-Tin Chung , Chao-Chin Wu , Fang-Kuei Wu
- 申请人地址: TW New Taipei
- 专利权人: PARAGON SEMICONDUCTOR LIGHTING TECHNOLOGY CO., LTD.
- 当前专利权人: PARAGON SEMICONDUCTOR LIGHTING TECHNOLOGY CO., LTD.
- 当前专利权人地址: TW New Taipei
- 代理机构: Li & Cai Intellectual Property (USA) Office
- 优先权: TW101102181A 20120119
- 主分类号: F21V7/00
- IPC分类号: F21V7/00 ; H05K3/28 ; H01L33/54 ; H01L33/60
摘要:
A method of manufacturing a multichip package structure includes: providing a substrate body; placing a plurality of light-emitting chips on the substrate body, where the light-emitting chips are electrically connected to the substrate body; surroundingly forming surrounding liquid colloid on the substrate body to surround the light-emitting chips; naturally drying an outer layer of the surrounding liquid colloid at a predetermined room temperature to form a semidrying surrounding light-reflecting frame, where the semidrying surrounding light-reflecting frame has a non-drying surrounding colloid body disposed on the substrate body and a dried surrounding colloid body totally covering the non-drying surrounding colloid body; and then forming a package colloid body on the substrate body to cover the light-emitting chips, where the semidrying surrounding light-reflecting frame contacts and surrounds the package colloid body.
公开/授权文献
信息查询