Invention Grant
- Patent Title: Memory devices and systems having reduced bit line to drain select gate shorting and associated methods
-
Application No.: US14970288Application Date: 2015-12-15
-
Publication No.: US09741734B2Publication Date: 2017-08-22
- Inventor: Hongbin Zhu , Jun Zhao , Purnima Narayanan , Gordon Haller , Damir Fazil
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Thorpe North and Western, LLP
- Agent David W. Osborne
- Main IPC: H01L27/11582
- IPC: H01L27/11582 ; H01L27/1157 ; H01L21/768 ; G11C16/04 ; G11C16/08 ; G11C16/26 ; G11C16/24 ; G11C16/10
Abstract:
3D NAND memory devices and systems having reduced bit line to drain select gate shorting, including associated methods, are provided and described.
Public/Granted literature
- US20170170190A1 MEMORY DEVICES AND SYSTEMS HAVING REDUCED BIT LINE TO DRAIN SELECT GATE SHORTING AND ASSOCIATED METHODS Public/Granted day:2017-06-15
Information query
IPC分类:
