摘要:
An analogue to digital converter circuit arrangement comprising: an input (24) to receive an analogue signal, a first sampling means (9) operating at a first sampling frequency and operative to generate at an output (23) a digital signal; and a DC correction feedback path (10a) connected between the output (23) and the input (24). The DC correction feedback path comprising in order between the output (23) and input (24) means (25) for integrating said signal at the output (23), second sampling means (27) for sampling the integrated signal at a second sampling frequency which is a much lower frequency than said first sampling frequency, a digital to analogue converter (29) and means (31) for subtracting from the analogue signal received at the input (24) the analogue signal at the output of the digital to analogue converter.
摘要:
An input stage for a switched capacitor analog-to-digital converter has a differential voltage input receiving an input voltage, a differential reference voltage input receiving a chopped reference voltage, a common voltage connection, and a differential output. A pair of input capacitors is coupled between the differential voltage input and the differential output and a pair of reference capacitors is coupled between the differential reference voltage input. A switching unit is controlled by a first and second phase operable during the first phase to connect a first terminal of the input capacitors with the common voltage connection and couple the first terminal of the reference capacitors with the inverted differential voltage reference; and during a second phase to connect the first terminal of the input capacitors with the differential input voltage and couple the first terminal of the reference capacitors with the non-inverted differential voltage reference.
摘要:
A capacitance-to-digital converter (10) comprises a capacitor arrangement (30), a converter (1) that is coupled on its input side to the capacitor arrangement (30) and a calibration unit (13) that is coupled on its input side to the converter (1). The capacitor arrangement (30) comprises an input capacitor (16).
摘要:
A capacitance-to-digital converter (10) comprises a capacitor arrangement (30), a converter (1) that is coupled on its input side to the capacitor arrangement (30) and a calibration unit (13) that is coupled on its input side to the converter (1). The capacitor arrangement (30) comprises an input capacitor (16).
摘要:
A comparator based circuit with effective offset cancellation includes first and second amplifiers and an offset capacitor operatively connected to the first and second amplifiers. An offset voltage source generates an offset voltage. A first switch connects the offset voltage source to ground during a first time period. The first amplifier generates an output voltage in response to the first switch connecting the offset voltage source to ground during the first time period. A second switch connects the offset capacitor to ground during a second time period. The first switch disconnects the offset voltage source from ground during a third time period, and the second switch disconnects the offset capacitor from ground during the third time period.
摘要:
The present invention provides a measurement method for measuring a physical value. The method comprises, during a same clock cycle, forming an input signal, a reference signal and an offset signal, the input signal including a parasitic value and a useful measurement value; deriving a relationship between the input signal where the parasitic value has been cancelled out, and the reference signal; and from this relationship, determining a value relating to the physical value. The input signal, reference signal and offset signal are respectively associated with an input element, a reference element and a parasitic element. All elements have a common driving signal, and the parasitic value is depending on the common driving signal. The fact that different signals are formed during a same measurement cycle, and that these signals are sufficient to obtain the desired physical value, makes the measurement method of the present invention faster than prior art measurement methods: only one conversion cycle is needed against two cycles needed for dual slope analog-to-digital conversion. The present invention also provides a system for measuring a physical value.
摘要:
A combination of an electret microphone (1) and a sigma-delta A/D converter (9, 5, 7, 8). The sigma-delta A/D converter has a DC feedback loop (8) which provides the bias current (IDC) for the junction FET (2) of the electret microphone. In this way the signal current from the FET (2) can be injected directly into the input integrator (9) of the sigma-delta A/D converter without the need of signal resistors in series with the FET (2).