利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

773 条记录 (耗时 0.019 秒)

    DELTA-SIGMA MODULATOR WITH ANTI-WINDUP CIRCUIT
    2.
    发明公开
    DELTA-SIGMA MODULATOR WITH ANTI-WINDUP CIRCUIT 审中-公开

    公开(公告)号：EP4451568A1

    公开(公告)日：2024-10-23

    申请号：EP24163598.6

    申请日：2024-03-14

    申请人： STMicroelectronics International N.V.

    发明人： STILGENBAUER, Francesco ,  BOTTI, Edoardo ,  MALCOVATI, Piero ,  CROVETTI, Paolo Stefano ,  BONIZZONI, Edoardo ,  DE FERRARI, Matteo

    IPC分类号： H03M3/00 ,  H03M7/32

    摘要： A delta-sigma modulator (110) includes a loop filter circuit (114) having a first input that receives an input signal (102) and a second input that receives a feedback signal (105). The loop filter (114) circuit generates a filtered signal (106). A quantizer circuit (124) quantizes the filtered signal (106) to generate an output signal (103). An anti-windup circuit (112) detects instances where the filtered signal (106) is outside an input signal input of the quantizer circuit (124) and in response thereto generates a dead zone signal (107) having a magnitude and sign corresponding to a difference between the filtered signal and the input signal range. The feedback signal (105) is a sum of the output signal (103) and the dead zone signal (107).

    A DETECTOR DEVICE
    4.
    发明公开
    A DETECTOR DEVICE 审中-公开

    公开(公告)号：EP4415268A1

    公开(公告)日：2024-08-14

    申请号：EP23156114.3

    申请日：2023-02-10

    申请人： NXP B.V.

    发明人： Hardeman,, Gijsbert Willem ,  Rutten,, Robert ,  Pol,, Evert-Jan Daniel ,  Liu,, Qilong ,  Bajoria,, Shagun ,  Breems,, Lucien Johannes

    IPC分类号： H03M1/10 ,  H03M1/14 ,  H03M3/00

    CPC分类号： H03M1/1033 ,  H03M1/14 ,  H03M3/414

    摘要： A detector device for calibrating a digital filter to replicate a transfer function of a signal processing apparatus, comprising: a first input to receive a first signal; a second input configured to receive a response signal of the signal processing apparatus to the first signal; a controllable FIR filter; a comparison-block to compare the phase and amplitude after a correction has been applied by the controllable FIR filter; a feedback loop; and an interpolation-block; wherein the at least one detector is configured to determine, at least, the feedback control signal at a first frequency and at a second frequency, and wherein the interpolation-block is configured to interpolate to determine calibration information for programming of the transfer function of said digital filter.