摘要:
The present invention has an object to provide a memory device for realizing an analog memory or a multilevel memory easy to produce and of small scale circuit. A memory device according to the present invention realizes the small scale cell by means of storing analog data by circulating data on a plural number of linear CCD arrays which store data by electrical charge, makes it possible to access in high speed by reading and writing data through cache memory which comprises a row address corresponding to CCD array, and by registering on an address register the address of the data in cache memory.
摘要:
The present invention is directed to a charge transfer apparatus. A reset gate (RG) is formed of an N-channel MOSFET of depletion type in which a carrier concentration of a channel region is set in a range from 10¹⁵ to 5 x 10¹⁶ cm⁻³. Also, a circuit for generating a reset pulse that is supplied to the reset gate (RG) is constructed as follows. A drain voltage source (12) and a drain of a transistor (Tr) are connected via a junction (a), and two resistors (R1) and (R2) are connected in series between the anode of the drain voltage source (12) and the ground. A junction (b) between the resistors (R1) and (R2) and the reset gate (RG) are connected together via an input line (13) and a high resistance (Rh) is inserted into the input line (13). Further, a coupling capacitor (Cc) is connected between a clock pulse input terminal (φin) and the input line (13). Thus, an amount that a potential formed under the reset gate is fluctuated by a fluctuation of an amount of implanted impurities and a fluctuation of a drain voltage can be reduced and hence a stable reset operation can be carried out.
摘要:
A sampling device (12) for a digital measuring instrument (1) is provided, which device (12) operates on the basis of time conversion. Compared with known sampling devices with time conversion based on CCD technology, the sampling device according to the invention comprises a retiming switch (d1) for retiming analog signals followed by a charge demultiplexing circuit (dmx) which operates in the charge domain. The charge demultiplexing circuit (dmx) is followed by a CCD array (pch0 to pch7) for storage of charge packages of the signal to be converted. The CCD structure, which is filled with charge packages at high speed, is read out at a much lower speed. The CCD structure according to the invention is optimally utilized through a suitable choice of control signals and is easy to control. Furthermore, less high requirements are set for the CCD drivers ad the peripheral clock system.
摘要:
A signal reading circuit for reading out a signal (on Ct) as a voltage to a signal line through a read transistor (QS) and for outputting is provided. This circuit has a selecting circuit (103) to select and output the signal on the signal line (101) after the read transistor was turned on or off.
摘要:
If charge is inputted to a charge coupled device by the so-called phase-referred input method a minority charge carrier source region (10) in a semiconductor body (1) is clocked in phase with a charge transfer gate (6) so that a metering potential well formed under a metering electrode (4) is alternately filled via a d.c. gate (5) with carriers to a predetermined level and then surplus carriers are drained back via the d.c. gate and the remainder exit via the transfer gate. This mechanism tends to degrade at high frequencies and, in order to improve the high frequency performance a very short further gate (20) is provided between the d.c. gate and the metering well. This further gate is clocked in antiphase to the source region (10) and the transfer gate (6) so that it creates a rising potential barrier when the surplus carriers are being drained back, isolating the metering well from the source (10) and the d.c. gate comparatively early in the complete draining process which would otherwise occur.
摘要:
A charge transfer device comprises a floating diffusion region (50), a drain region (52) for discharging unnecessary charges when receiving a reset voltage (OR), and a reset gate electrode (53) for controlling the discharge of the stored charges of said floating diffusion region (50) into said drain region (52) according to a reset pulse, said floating diffusion region (50), drain region (52) and reset gate electrode (53) forming a first MOS transistor as a whole. A first voltage step-up means (11) steps up a predetermined voltage to provide a stepped-up voltage; and a reference voltage generating means (12, 14; 12, 22, 32; 161, 162) connected to said first voltage step-up means (11), includes a second MOS transistor (12, 161) substantially identical to said first MOS transistor, the second MOS transistor (12, 161) having a control terminal connected to a predetermined potential, a first current terminal connected to the stepped-up voltage of said first voltage step-up means (11), and a second current terminal connected to a predetermined potential through an electric element (14; 22, 32, 162). The reference voltage generating means (12, 14; 12, 22, 32; 161, 162) generates at said second current terminal of the second MOS transistor (12, 161) a voltage amounting to a potential lower by a predetermined potential "α" than a potential under said reset gate electrode (53) formed when the stored charges of said floating diffusion region (50) are discharged into said drain region (52). Second voltage step-up means (20; 33, 20) connected to said reference voltage generating means (12, 14; 12, 22, 32; 161, 162) and said drain region, step up the output voltage of said reference voltage generating circuit, and supply the stepped-up voltage as said reset voltage to said drain voltage (53).
摘要:
A floating diffusion type signal charge detection circuit for use in a charge transfer device includes a charge transfer region formed in a semiconductor layer, a plurality of transfer electrodes formed on the charge transfer region through an insulating layer, a floating diffusion formed in the semiconductor layer adjacent to a final stage of the charge transfer region, a reset drain formed in the semiconductor layer separate from the floating diffusion and connected to a reset drain voltage, and a reset gate formed through an insulating layer on a portion of the semiconductor layer between the floating diffusion and the reset drain. The floating diffusion, the reset drain and the reset gate forms a reset transistor. An amplifier is connected at its input to the floating diffusion so as to detect a voltage change appearing in the floating diffusion. The amplifier includes a first amplification stage having a first MOS transistor having a gate connected to the floating diffusion and a drain connected to a high voltage, a source of the first MOS transistor being connected to a first load so that a first source follower is formed, and a second amplification stage having an input connected to the source of the first MOS transistor and an output node connected to an output terminal. An output control circuit is connected to the first MOS transistor and controlled in synchronism with a reset pulse applied to the reset gate so that when the reset transistor is off, the first source follower outputs an signal having a level higher than that outputted from the first source follower when the reset transistor were on.
摘要:
An input structure of CCD comprises a primary register having an input gate and a source region and an automatic biasing system which generates a feedback signal to be fed back to input of the primary register. The output of the automatic biasing system is connected to one of the input gate and the source of the primary register for supplying the feedback signal thereto for adjusting input bias level of the primary register. The other one of the input gate and the source is connected to an information signal input terminal to receive therefrom an information signal to be transferred therethrough.
摘要:
A solid state image sensor comprises a CCD type image sensing device and a signal detector. This signal detector comprises an FDA type signal detection circuit (50) connected to a signal pick-up terminal of the image sensing device and having a small amount of saturating signals and low noise, an FDA type signal detection circuit (60) connected to the signal pick-up terminal and having a large amount of saturating signals and high noise, and a signal composing circuit (70) for composing the outputs of both signal detection circuits and outputting a composed output and changing a composing ratio in accordance with the output of the FDA type signal detection circuit (50).