-
1.
公开(公告)号:US20170083479A1
公开(公告)日:2017-03-23
申请号:US15272994
申请日:2016-09-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Seong Woo AHN , Hyung Jong KIM , Hyun Woo SIM , Hun Kee KIM
IPC: G06F17/14
CPC classification number: H04L27/00 , G06F7/00 , G06F7/49957 , H04L27/0002
Abstract: A digital signal processor is provided. The digital signal processor includes an execution circuit configured to receive a first data including first bits expressed in a signed magnitude method and a second data including second bits expressed in the signed magnitude method, and a control logic circuit configured to output a control signal that determines a type of operation on the first data and the second data based on a command signal, wherein the execution circuit is further configured to perform an operation on the first data and the second data according to a determined type of operation and generate a result of the operation.
-
公开(公告)号:US20180285104A1
公开(公告)日:2018-10-04
申请号:US15717989
申请日:2017-09-28
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
CPC classification number: G06F9/3001 , G06F1/3287 , G06F9/30101
Abstract: A semiconductor device including a first processor having a first register, the first processor configured to perform region of interest (ROI) calculations using the first register; and a second processor having a second register, the second processor configured to perform arithmetic calculations using the second register. The first register is shared with the second processor, and the second register is shared with the first processor.
-
公开(公告)号:US20180341487A1
公开(公告)日:2018-11-29
申请号:US15802844
申请日:2017-11-03
Applicant: Samsung Electronics Co., Ltd.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
CPC classification number: G06F9/30036 , G06F9/3001 , G06F9/30021 , G06F9/30032 , G06F9/3816 , G06F9/3887
Abstract: A sequence alignment method that may be performed by a vector processor is may include loading a sequence that is an instance of vector data including a plurality of elements, dividing the sequence into two groups, aligning respective elements of the groups to generate a sequence of sorted elements according to a single instruction multiple data mode, and iteratively performing an alignment operation based on a determination that each group in the sequence of sorted elements includes more than one element of the plurality of elements. Each iteration may include dividing each group to form new groups and aligning respective elements of each pair of adjacent new groups to generate a new sequence of sorted elements. The new sequence of a current iteration of the alignment operation may be transmitted as a data output, based on a determination that each new group does not include more than one element.
-
公开(公告)号:US20180300128A1
公开(公告)日:2018-10-18
申请号:US15905979
申请日:2018-02-27
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
CPC classification number: G06F9/3001 , G06F1/3287 , G06F9/30101 , G06T1/20
Abstract: A semiconductor device including a first processor having a first register, the first processor configured to perform region of interest (ROI) calculations using the first register; and a second processor having a second register, the second processor configured to perform arithmetic calculations using the second register. The first register is shared with the second processor, and the second register is shared with the first processor.
-
公开(公告)号:US20210216312A1
公开(公告)日:2021-07-15
申请号:US17216323
申请日:2021-03-29
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
IPC: G06F9/30 , G06F1/3287 , G06T1/20
Abstract: A semiconductor device including a first processor having a first register, the first processor configured to perform region of interest (ROI) calculations using the first register; and a second processor having a second register, the second processor configured to perform arithmetic calculations using the second register. The first register is shared with the second processor, and the second register is shared with the first processor.
-
公开(公告)号:US20190018672A9
公开(公告)日:2019-01-17
申请号:US15717989
申请日:2017-09-28
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
Abstract: A semiconductor device including a first processor having a first register, the first processor configured to perform region of interest (ROI) calculations using the first register; and a second processor having a second register, the second processor configured to perform arithmetic calculations using the second register. The first register is shared with the second processor, and the second register is shared with the first processor.
-
公开(公告)号:US20230236832A1
公开(公告)日:2023-07-27
申请号:US18129119
申请日:2023-03-31
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
IPC: G06F9/30 , G06F1/3287 , G06T1/20
CPC classification number: G06F9/3001 , G06F1/3287 , G06F9/30101 , G06T1/20
Abstract: A semiconductor device including a first processor having a first register, the first processor configured to perform region of interest (ROI) calculations using the first register; and a second processor having a second register, the second processor configured to perform arithmetic calculations using the second register. The first register is shared with the second processor, and the second register is shared with the first processor.
-
公开(公告)号:US20190303149A1
公开(公告)日:2019-10-03
申请号:US16447041
申请日:2019-06-20
Applicant: Samsung Electronics Co., Ltd.
Inventor: Hyun Pil KIM , Hyun Woo SIM , Seong Woo AHN
Abstract: A sequence alignment method that may be performed by a vector processor is may include loading a sequence that is an instance of vector data including a plurality of elements, dividing the sequence into two groups, aligning respective elements of the groups to generate a sequence of sorted elements according to a single instruction multiple data mode, and iteratively performing an alignment operation based on a determination that each group in the sequence of sorted elements includes more than one element of the plurality of elements. Each iteration may include dividing each group to form new groups and aligning respective elements of each pair of adjacent new groups to generate a new sequence of sorted elements. The new sequence of a current iteration of the alignment operation may be transmitted as a data output, based on a determination that each new group does not include more than one element.
-
-
-
-
-
-
-