中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

7 records (took 0.01 seconds)

    CUSTOMIZABLE MULTI QUEUE DMA INTERFACE
    1.
    发明申请
    CUSTOMIZABLE MULTI QUEUE DMA INTERFACE 审中-公开

    公开(公告)号：US20190243781A1

    公开(公告)日：2019-08-08

    申请号：US15892266

    申请日：2018-02-08

    Applicant: Xilinx, Inc.

    Inventor： Chandrasekhar S Thyamagondlu ,  Darren Jue ,  Tao Yu ,  John West ,  Hanh Hoang ,  Ravi Sunkavalli

    IPC: G06F12/1081

    CPC classification number: G06F12/1081 ,  G06F2212/621 ,  G06F2213/28

    Abstract: Examples herein describe techniques for providing a customizable direct memory access (DMA) interface which can permit user logic to change or control how DMA read and writes are performed. In one example, a DMA engine may be hardened (e.g., include circuitry formed from a semiconductor material) which prevents the DMA engine from being reconfigured like programmable logic. Instead of changing the DMA engine, the user logic can change or customize the DMA interface between the user logic and the DMA engine. In this way, the manner in which the DMA engine performs DMA write and reads can be changed by the user logic. In one example, the DMA engine includes a bypass mode of operation where descriptors associated with DMA queues are passed through the DMA engine and to the user logic.

    FIREWALLING COMMUNICATION PORTS IN A MULTI-PORT SYSTEM
    2.
    发明公开
    FIREWALLING COMMUNICATION PORTS IN A MULTI-PORT SYSTEM 审中-公开

    公开(公告)号：US20240314107A1

    公开(公告)日：2024-09-19

    申请号：US18185634

    申请日：2023-03-17

    Applicant: Xilinx, Inc.

    Inventor： Chandrasekhar S. Thyamagondlu ,  Akhil Krishnan ,  Darren Jue

    IPC: H04L9/40 ,  G06F13/40

    CPC classification number: H04L63/0245 ,  G06F13/4027 ,  H04L63/0209

    Abstract: Handling port resets in a multi-port system includes monitoring, using a plurality of firewall circuits, a plurality of controllers corresponding to different communication ports for a reset condition. The plurality of controllers are coupled to a direct memory access (DMA) system through a plurality of bridge circuits. A selected firewall circuit detects a reset condition on a selected controller coupled thereto. The selected controller is coupled to a selected bridge circuit of the plurality of bridge circuits. In response to detecting the reset condition, the selected firewall circuit implements a firewall operating mode. While operating in the firewall operating mode, the selected firewall circuit is configured to control operation of the selected bridge circuit thereby isolating the selected controller from the DMA system. Firewall operating mode of firewall circuits also may be initiated by a management processor in a proactive manner.

    MULTI-HOST DIRECT MEMORY ACCESS SYSTEM FOR INTEGRATED CIRCUITS
    3.
    发明申请
    MULTI-HOST DIRECT MEMORY ACCESS SYSTEM FOR INTEGRATED CIRCUITS 有权

    公开(公告)号：US20220092010A1

    公开(公告)日：2022-03-24

    申请号：US17457576

    申请日：2021-12-03

    Applicant: Xilinx, Inc.

    Inventor： Chandrasekhar S. Thyamagondlu ,  Darren Jue ,  Ravi Sunkavalli ,  Akhil Krishnan ,  Tao Yu ,  Kushagra Sharma

    IPC: G06F13/28 ,  G06F13/24

    Abstract: A system can include a plurality of processors. Each processor of the plurality of processors can be configured to execute program code. The system can include a direct memory access system configured for multi-processor operation. The direct memory access system can include a plurality of data engines coupled to a plurality of interfaces via a plurality of switches. The plurality of switches can be programmable to couple different ones of the plurality of data engines to different ones of the plurality of processors for performing direct memory access operations based on a plurality of host profiles corresponding to the plurality of processors.

    Customizable multi queue DMA interface
    6.
    发明授权
    Customizable multi queue DMA interface 有权

    公开(公告)号：US10983920B2

    公开(公告)日：2021-04-20

    申请号：US15892266

    申请日：2018-02-08

    Applicant: Xilinx, Inc.

    Inventor： Chandrasekhar S Thyamagondlu ,  Darren Jue ,  Tao Yu ,  John West ,  Hanh Hoang ,  Ravi Sunkavalli

    IPC: G06F12/1081

    Abstract: Examples herein describe techniques for providing a customizable direct memory access (DMA) interface which can permit user logic to change or control how DMA read and writes are performed. In one example, a DMA engine may be hardened (e.g., include circuitry formed from a semiconductor material) which prevents the DMA engine from being reconfigured like programmable logic. Instead of changing the DMA engine, the user logic can change or customize the DMA interface between the user logic and the DMA engine. In this way, the manner in which the DMA engine performs DMA write and reads can be changed by the user logic. In one example, the DMA engine includes a bypass mode of operation where descriptors associated with DMA queues are passed through the DMA engine and to the user logic.

    Interrupt moderation and aggregation circuitry
    7.
    发明授权
    Interrupt moderation and aggregation circuitry 有权

    公开(公告)号：US10657084B1

    公开(公告)日：2020-05-19

    申请号：US16183646

    申请日：2018-11-07

    Applicant: Xilinx, Inc.

    Inventor： Chandrasekhar S. Thyamagondlu ,  Darren Jue ,  Tao Yu ,  Kushagra Sharma ,  Tuan Van-Dinh

    IPC: G06F13/24 ,  G06F13/28

    Abstract: A memory circuit is configured for storage of completion queues. Each completion queue can store completion descriptors associated with transfers of data from interrupt source circuits to the memory circuit. A direct memory access circuit provides access to the memory circuit for the interrupt source circuits. An interrupt engine issues interrupt messages for processing the completion descriptors in the completion queues in response to satisfaction of a set of trigger conditions specified in an active interrupt moderation mode. The active interrupt moderation mode is one of multiple available interrupt moderation modes. The interrupt engine bypasses issuing interrupt messages in response to the set of trigger conditions of the active interrupt moderation mode not being satisfied.

Patent Agency Ranking