-
公开(公告)号:US11196418B1
公开(公告)日:2021-12-07
申请号:US16842610
申请日:2020-04-07
Applicant: Xilinx, Inc.
Inventor: Samudyatha Suryanarayana , Vinit Shah , David S. Smith , Andrew Tabalujan , Arvind R. Bomdica
IPC: H03K19/00 , G11C11/4093 , H04L25/02
Abstract: Apparatus and associated methods relate to an I/O bank impedance calibration circuit having (a) a replica master resistor coupled to an external precision resistor, and (b) a control circuit configured to calibrate an output impedance of the master resistor to generate a calibrated code to control a replica slave resistor in each bank. In an illustrative example, a signal applied to the replica master resistor may be compared against a programmable reference signal. The control circuit may generate the calibrated code, in response to the comparison result, to calibrate the output impedance of the replica master resistor. By implementing the replica master resistor and the replica slave resistor, impedances of a large number of IOs or banks may be calibrated by the impedance calibration circuit using a single one reference pin.
-
公开(公告)号:US09628082B1
公开(公告)日:2017-04-18
申请号:US14321577
申请日:2014-07-01
Applicant: Xilinx, Inc.
Inventor: David S. Smith , Xiaobao Wang , Arvind R. Bomdica , Balakrishna Jayadev
IPC: H03K17/16 , H03K19/177 , H03K3/01
CPC classification number: H03K19/177 , H03K3/01 , H03K19/018585
Abstract: An apparatus includes a plurality of adjustable driver circuits having output nodes coupled to a signal line. Each adjustable driver circuit is configured to drive the signal line with a portion of a total drive strength indicated by a value of a binary control signal. The apparatus also includes a delay circuit configured to delay the binary control signal provided to each adjustable driver circuit by a respective time period unique to the adjustable driver circuit.
-
3.
公开(公告)号:US09712257B1
公开(公告)日:2017-07-18
申请号:US15236065
申请日:2016-08-12
Applicant: Xilinx, Inc.
Inventor: Sing Keng Tan , David S. Smith
IPC: H03K19/003 , H04B14/04 , H04B3/04
Abstract: An apparatus, and method therefor, relates generally to a transmitter. In such an apparatus, a decoder is configured to receive a data input and control signals and to generate state signals responsive to a control signal of the control signals and data polarity the data input. Select circuitry is configured to receive coded signals to replace the data input with a pull-up code and a pull-down code of the coded signals responsive to the state signals and the control signals for propagation of the pull-up code and the pull-down code in place of the data input.
-
-