-
公开(公告)号：US12081224B2
公开(公告)日：2024-09-03
申请号：US17807452
申请日：2022-06-17
Inventor： Laurent Meunier , Vincent Pascal Onde
CPC classification number: H03L7/24 , G06F1/14 , G06F9/4812 , H03L7/0992
Abstract: In an embodiment a method includes generating a low-frequency clock signal having a first frequency, in a standby mode and in a run mode of the CPU, generating a high-frequency clock signal having a second frequency higher than the first frequency, in the run mode, updating a value of the reference time base at each period of the low-frequency clock signal in the standby mode, and accessing the counter register with the high-frequency clock signal in the run mode.
-
公开(公告)号：US12045378B2
公开(公告)日：2024-07-23
申请号：US17657212
申请日：2022-03-30
Inventor： Franck Albesa , Nicolas Anquet
CPC classification number: G06F21/79 , G06F21/602 , H04L9/0894 , H04L9/14
Abstract: The present disclosure relates to a method for performing a cryptographic operation, the method including generating a first count value by a monotonic counter of a processing device, transmitting the first count value from the monotonic counter to a memory of the processing device, selecting a first encryption key from the memory based on the first count value, and providing the selected first encryption key to a cryptographic processor.
-
公开(公告)号：US12045377B2
公开(公告)日：2024-07-23
申请号：US17657020
申请日：2022-03-29
Inventor： Franck Albesa , Nicolas Anquet
IPC: G06F21/32 , G06F9/4401 , G06F21/72 , H04L9/08
CPC classification number: G06F21/72 , G06F9/4401 , H04L9/0861
Abstract: The present disclosure relates to a method for decrypting encrypted data. The method includes generating a first count value by a monotonic counter of a processing device, deriving, using a key derivation circuit, a first encryption key based on the first count value, transmitting the first encryption key to a cryptographic processor; and decrypting, based on the first encryption key, first encrypted data.
-
公开(公告)号：US20240214250A1
公开(公告)日：2024-06-27
申请号：US18535788
申请日：2023-12-11
Applicant: STMicroelectronics (Grand Ouest) SAS
Inventor： Didier Harnay , Francois Sittler
IPC: H04L27/227 , H04L27/00
CPC classification number: H04L27/2276 , H04L27/0014 , H04L2027/0016 , H04L2027/0051
Abstract: The present disclosure relates to a method for demodulating a radio frequency (RF) signal comprising the steps of determining the nearest harmonic of a clock signal from a central frequency (Frx) of a received frequency band; and, if said nearest harmonic is in said frequency band, setting an intermediate frequency (IF) of a Near Zero Intermediate Frequency (NZIF) receiver to the difference (SpurOffset) between said central frequency (Frx) and said nearest harmonic.
-
115.发明公开公开(公告)号：US20240192863A1
公开(公告)日：2024-06-13
申请号：US18424549
申请日：2024-01-26
Applicant: STMicroelectronics (Grand Ouest) SAS
Inventor： Frederic RUELLE , Michel JAOUEN
IPC: G06F3/06
CPC classification number: G06F3/062 , G06F3/0604 , G06F3/064 , G06F3/0679
Abstract: System, method, and circuitry for generating content for a programmable computing device based on user-selected memory regions. Contiguous regions that share memory access attributes are merged, interleaved contiguous regions that share at least one nested attribute are defined into combined regions, and remaining regions are defined as separate independent regions. A memory protection unit (MPU) region size closest to a size of each defined region is identified. If the start address of each region aligns with the address structure of the MPU region size, then those regions are assigned to MPU regions having the MPU region size; otherwise, another MPU size that aligns with the size of the regions is selected and those regions are assigned to MPU regions having that size. Content is generated to configure settings of MPU regions of the programmable computing device for the merged contiguous regions, the combined region, and the independent regions.
-
Patent Agency Ranking
公开(公告)号：US11995423B2
公开(公告)日：2024-05-28
申请号：US17868456
申请日：2022-07-19
Applicant: STMicroelectronics (Grand Ouest) SAS
Inventor： Fabien Gregoire
Abstract: A system on chip includes a non-volatile memory and a processor configured to execute an operating system which receives data according to a first communication protocol and program installation software that communicates with the non-volatile memory according to a second communication protocol. The operating system functions to: determine whether data received according to the first communication protocol is program data, make the program data available to the installation software, and inform the installation software that program data has been received. The installation software then stores the program data in the non-volatile memory.
-
公开(公告)号：US11934529B2
公开(公告)日：2024-03-19
申请号：US17822272
申请日：2022-08-25
Applicant: STMicroelectronics (Grand Ouest) SAS
Inventor： Franck Albesa
CPC classification number: G06F21/575 , G06F9/30003 , G06F21/57 , H03K21/38
Abstract: A method includes protecting a boot sequence of a processing device by incrementing a counting value generated by a monotonic counter, then a first time period after the beginning of the boot sequence, comparing, by the protection circuit, the counting value with a first reference value, and, if the counting value is smaller than the first reference value, changing, by the protection circuit, the counting value to the first reference value.
-
公开(公告)号：US11870337B2
公开(公告)日：2024-01-09
申请号：US17679960
申请日：2022-02-24
Applicant: STMicroelectronics (Grand Ouest) SAS
Inventor： Lionel Cimaz
CPC classification number: H02M1/32 , H02M3/02 , H02M1/0009 , H02M1/0025
Abstract: In an embodiment a current limiting circuit includes a circuit configured to detect when an input or output current of a DC to DC converter exceeds or falls below a threshold and a controller configured to store a first value representative of a level of an output voltage of the DC to DC converter in response to the input or output current exceeding or falling below a first threshold, store a second value representative of the level of the output voltage in response to the input or output current falling below a further threshold and modify a control signal based on the first and second values, wherein the control signal is modified based on the first and second values so that the control signal brings the output voltage to an intermediate voltage level between the level of the output voltage represented by the first value and the level of the output voltage represented by the second value.
-
119.发明授权公开(公告)号：US11834054B2
公开(公告)日：2023-12-05
申请号：US17470962
申请日：2021-09-09
Applicant: STMICROELECTRONICS S.r.l. , STMICROELECTRONICS, INC. , STMicroelectronics (Grand Ouest) SAS
Inventor： Nicola Matteo Palella , Leonardo Colombo , Andrea Donadel , Roberto Mura , Mahaveer Jain , Joëlle Philippe
IPC: B60W40/11 , B60W40/101 , B60W40/112 , B60W40/114 , G01S19/47
CPC classification number: B60W40/101 , B60W40/11 , B60W40/112 , B60W40/114 , G01S19/47 , B60W2520/28
Abstract: A system includes inertial sensors and a GPS. The system generates a first estimated vehicle velocity based on motion data and positioning data, generates a second estimated vehicle velocity based on the processed motion data and the first estimated vehicle velocity, and generates fused datasets indicative of position, velocity and attitude of a vehicle based on the processed motion data, the positioning data and the second estimated vehicle velocity. The generating the second estimated vehicle velocity includes: filtering the motion data, transforming the filtered motion data in a frequency domain based on the first estimated vehicle velocity, generating spectral power density signals, generating an estimated wheel angular frequency and an estimated wheel size based on the spectral power density signals, and generating the second estimated vehicle velocity as a function of the estimated wheel angular frequency and the estimated wheel size.
-
公开(公告)号：US11816466B2
公开(公告)日：2023-11-14
申请号：US16936224
申请日：2020-07-22
Applicant: STMicroelectronics (Grand Ouest) SAS
Inventor： Fabien Arrive
CPC classification number: G06F8/65 , G06F21/572 , G06F2221/033
Abstract: An embodiment electronic device includes a memory containing a plurality of copies of firmware of the device.
-
-
-
-
-
-
-
-
-
Search Results
148
records
(took 0.021 seconds)
