利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

195 条记录 (耗时 0.034 秒)

    DATA CACHE PERFORMANCE
    131.
    发明申请
    DATA CACHE PERFORMANCE 审中-公开

    公开(公告)号：US20200073823A1

    公开(公告)日：2020-03-05

    申请号：US16115511

    申请日：2018-08-28

    申请人： International Business Machines Corporation

    发明人： Antonios Kornilios Kourtis ,  Nikolas Ioannou ,  Ioannis Koltsidas

    IPC分类号： G06F12/12 ,  G06F12/02

    摘要： Performance of a data cache is controlled; the cache implements a garbage collection process for maintaining free storage blocks in a data store of the cache and an eviction policy for selecting data to be evicted from the cache. A cache performance control method defines a performance target for operation of the cache and, in operation of the cache, monitors performance of the cache in relation to the performance target. The garbage collection process is selectively performed in a relocation mode and an eviction mode so as to promote compliance with the performance target. In the relocation mode, data contained in a set of storage blocks selected for garbage collection is relocated in the data store. In the eviction mode, a set of storage blocks for garbage collection is selected in dependence on the eviction policy and data contained in each selected storage block is evicted from the cache.

    Cache allocation in a computerized system
    132.
    发明授权
    Cache allocation in a computerized system 有权

    公开(公告)号：US10552317B2

    公开(公告)日：2020-02-04

    申请号：US15091222

    申请日：2016-04-05

    申请人： International Business Machines Corporation

    发明人： Xiao-Yu Hu ,  Nikolas Ioannou ,  Ioannis Koltsidas

    IPC分类号： G06F12/02 ,  G06F12/0871 ,  G06F12/0802

    摘要： System and method for operating a solid state memory containing a memory space. The present invention provides a computerized system that includes a solid state memory having a memory space; a controller adapted to use a first portion of the memory space as a cache; and a garbage collector adapted to use a second portion of the memory space to collect garbage in the solid state memory. The controller is adapted to change a size of at least one of the first portion and the second portion of the memory space during operation of the solid state memory.

    Background mitigation reads in a non-volatile memory system
    133.
    发明授权
    Background mitigation reads in a non-volatile memory system 有权

    公开(公告)号：US10552063B2

    公开(公告)日：2020-02-04

    申请号：US16014909

    申请日：2018-06-21

    申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION

    发明人： Nikolaos Papandreou ,  Sasa Tomic ,  Roman A. Pletka ,  Nikolas Ioannou ,  Charalampos Pozidis ,  Aaron D. Fry ,  Timothy Fisher

    IPC分类号： G06F3/06

    摘要： A controller of a non-volatile memory manages each of multiple disjoint sets of physical pages as a respective page group. The controller mitigates errors by repetitively performing background mitigation reads of each of the plurality of blocks including, in order, performing a background mitigation read of a first physical page in a first page group in a first block; prior to again performing a background mitigation read in the first block, performing a background mitigation read of a first physical page in a first page group in each other of the plurality of blocks; performing a background mitigation read of a first physical page in a second page group in the first block; and prior to again performing a background mitigation read in the first block, performing a background mitigation read of a first physical page in a second page group in each other of the plurality of blocks.

    Accelerating garbage collection of flushed logical erase blocks in non-volatile memory
    135.
    发明授权
    Accelerating garbage collection of flushed logical erase blocks in non-volatile memory 有权

    公开(公告)号：US10459839B1

    公开(公告)日：2019-10-29

    申请号：US15969355

    申请日：2018-05-02

    申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION

    发明人： Roman A. Pletka ,  Nikolaos Papandreou ,  Sasa Tomic ,  Nikolas Ioannou

    IPC分类号： G06F12/02 ,  G06F3/06

    摘要： A controller of a non-volatile memory tracks identifiers of logical erase blocks (LEBs) for which programming has closed. A first subset of the closed LEBs tracks LEBs that are ineligible for selection for garbage collection, and a second subset of the closed LEBs tracks LEBs that are eligible for selection for garbage collection. The controller continuously migrates closed LEBs from the first subset to the second subset over time. In response to closing a particular LEB, the controller places an identifier of the particular LEB into one of the first and second subsets selected based on a first amount of dummy data programmed into the closed LEBs tracked in the first subset. Thereafter, in response to selection of the particular LEB for garbage collection, the controller performs garbage collection on the particular LEB.