-
公开(公告)号:US10341574B2
公开(公告)日:2019-07-02
申请号:US16049412
申请日:2018-07-30
Applicant: Apple Inc.
Inventor: Guy Cote , Garrett M. Johnson , James Edmund Orr, IV
Abstract: Some embodiments provide a method of operating a device to capture an image of a high dynamic range (HDR) scene. Upon the device entering an HDR mode, the method captures and stores multiple images at a first image exposure level. Upon receiving a command to capture the HDR scene, the method captures a first image at a second image exposure level. The method selects a second image from the captured plurality of images. The method composites the first and second images to produce a composite image that captures the HDR scene. In some embodiments, the method captures multiple images at multiple different exposure levels.
-
公开(公告)号:US10298929B2
公开(公告)日:2019-05-21
申请号:US14967320
申请日:2015-12-13
Applicant: Apple Inc.
Inventor: Alexandros Tourapis , Guy Cote
IPC: H04N19/124 , H04N19/136 , H04N19/30 , H04N19/70 , H04N19/126 , H04N19/186 , H04N19/157 , H04N19/86 , H04N19/13 , H04N19/15 , H04N19/159 , H04N19/51 , H04N19/61 , H04N19/96 , H04N19/172 , H04N19/176
Abstract: A method of signaling additional chroma QP offset values that are specific to quantization groups is provided, in which each quantization group explicitly specifies its own set of chroma QP offset values. Alternatively, a table of possible sets of chroma QP offset values is specified in the header area of the picture, and each quantization group uses an index to select an entry from the table for determining its own set of chroma QP offset values. The quantization group specific chroma QP offset values are then used to determine the chroma QP values for blocks within the quantization group in addition to chroma QP offset values already specified for higher levels of the video coding hierarchy.
-
公开(公告)号:US10264269B2
公开(公告)日:2019-04-16
申请号:US14687316
申请日:2015-04-15
Applicant: Apple Inc.
Inventor: Alexandros Tourapis , David W. Singer , Krasimir D. Kolarov , Steven E. Saunders , Guy Cote , Sorin Cismas
IPC: H04N19/12 , H04N19/44 , H04N19/46 , H04N19/105 , H04N19/147 , H04N19/154 , H04N19/156 , H04N19/172 , H04N19/196
Abstract: In a coding system, an encoder codes video data according to a predetermined protocol, which, when decoded causes an associated decoder to perform a predetermined sequence of decoding operations. The encoder may perform local decodes of the coded video data, both in the manner dictated by the coding protocol that is at work and also by one or more alternative decoding operations. The encoder may estimate relative performance of the alternative decoding operations as compared to a decoding operation that is mandated by the coding protocol. The encoder may provide identifiers in metadata that is associated with the coded video data to identify such levels of distortion and/or levels of resources conserved. A decoder may refer to such identifiers when determining when to engage alternative decoding operations as may be warranted under resource conservation policies.
-
公开(公告)号:US10250883B2
公开(公告)日:2019-04-02
申请号:US15342128
申请日:2016-11-03
Applicant: Apple Inc.
Inventor: Alexandros Tourapis , Guy Cote
IPC: H04N19/124 , H04N19/13 , H04N19/15 , H04N19/159 , H04N19/51 , H04N19/61 , H04N19/86 , H04N19/30 , H04N19/70 , H04N19/126 , H04N19/186 , H04N19/157 , H04N19/136 , H04N19/96 , H04N19/172 , H04N19/176
Abstract: A method of signaling additional chroma QP offset values that are specific to quantization groups is provided, in which each quantization group explicitly specifies its own set of chroma QP offset values. Alternatively, a table of possible sets of chroma QP offset values is specified in the header area of the picture, and each quantization group uses an index to select an entry from the table for determining its own set of chroma QP offset values. The quantization group specific chroma QP offset values are then used to determine the chroma QP values for blocks within the quantization group in addition to chroma QP offset values already specified for higher levels of the video coding hierarchy.
-
公开(公告)号:US09973723B2
公开(公告)日:2018-05-15
申请号:US14502373
申请日:2014-09-30
Applicant: Apple Inc.
Inventor: Haitao Guo , Kenneth I. Greenebaum , Guy Cote , David W. Singer , Alexandros Tourapis
IPC: H04N5/46 , G09G5/02 , G09G5/36 , H04N21/422 , H04N21/4223 , H04N21/426 , H04N21/431 , H04N21/44 , H04N21/4402 , H04N21/442 , H04N21/45 , H04N21/485 , G09G5/00
CPC classification number: H04N5/46 , G09G5/006 , G09G5/026 , G09G5/363 , G09G2340/06 , H04N21/42202 , H04N21/4223 , H04N21/42653 , H04N21/431 , H04N21/44008 , H04N21/4402 , H04N21/44218 , H04N21/4532 , H04N21/4854
Abstract: A method and system for adaptively mixing video components with graphics/UI components, where the video components and graphics/UI components may be of different types, e.g., different dynamic ranges (such as HDR, SDR) and/or color gamut (such as WCG). The mixing may result in a frame optimized for a display device's color space, ambient conditions, viewing distance and angle, etc., while accounting for characteristics of the received data. The methods include receiving video and graphics/UI elements, converting the video to HDR and/or WCG, performing statistical analysis of received data and any additional applicable rendering information, and assembling a video frame with the received components based on the statistical analysis. The assembled video frame may be matched to a color space and displayed. The video data and graphics/UI data may have or be adjusted to have the same white point and/or primaries.
-
公开(公告)号:US20180082626A1
公开(公告)日:2018-03-22
申请号:US15655591
申请日:2017-07-20
Applicant: APPLE INC.
Inventor: Marc Albrecht , Mahesh B. Chappalli , Christopher P. Tann , Jim C. Chou , Guy Cote
IPC: G09G3/20 , G09G3/36 , G09G3/3208
CPC classification number: G09G3/2055 , G09G3/2003 , G09G3/2051 , G09G3/2059 , G09G3/3208 , G09G3/3607 , G09G3/3614 , G09G2300/0452 , G09G2320/0242 , G09G2320/0257
Abstract: Devices and methods for error diffusion and spatiotemporal dithering are provided. By way of example, a method of operating a display includes receiving a pixel input, a set of pixel coordinates, and a current frame number. A kernel and a particular kernel bit of the kernel is selected from a set of kernels, based upon the pixel input, the pixel coordinates, the frame number, or any combination thereof. A dithered output is determined based at least in part upon the kernel bit. When the display is in a diamond pixel configuration, the dithered output is applied in accordance with a diamond pattern formed by red, blue, or red and blue pixel channels.
-
公开(公告)号:US09762919B2
公开(公告)日:2017-09-12
申请号:US14472119
申请日:2014-08-28
Applicant: Apple Inc.
Inventor: Guy Cote , Joseph P. Bratt , Timothy J. Millet , Shing I. Kong , Joseph J. Cheng
IPC: H04N19/127 , H04N19/176 , H04N19/186 , H04N19/423 , H04N19/433 , G06F12/00 , H04N19/42 , H04N19/172 , G06T1/60
CPC classification number: H04N19/186 , G06F12/00 , G06F12/0207 , G06F12/0862 , G06F12/121 , G06F2212/1024 , G06F2212/455 , G06F2212/6024 , G06F2212/6026 , G06T1/60 , H04N19/127 , H04N19/172 , H04N19/176 , H04N19/423 , H04N19/433 , H04N19/439
Abstract: Methods and apparatus for caching reference data in a block processing pipeline. A cache may be implemented to which reference data corresponding to motion vectors for blocks being processed in the pipeline may be prefetched from memory. Prefetches for the motion vectors may be initiated one or more stages prior to a processing stage. Cache tags for the cache may be defined by the motion vectors. When a motion vector is received, the tags can be checked to determine if there are cache block(s) corresponding to the vector (cache hits) in the cache. Upon a cache miss, a cache block in the cache is selected according to a replacement policy, the respective tag is updated, and a prefetch (e.g., via DMA) for the respective reference data is issued.
-
公开(公告)号:US09691349B2
公开(公告)日:2017-06-27
申请号:US14676544
申请日:2015-04-01
Applicant: Apple Inc.
Inventor: Brijesh Tripathi , Peter F. Holland , Guy Cote
CPC classification number: G09G5/02 , G09G5/363 , G09G5/391 , G09G2340/0428 , G09G2360/02
Abstract: Systems, apparatuses, and methods for passing source pixel data through a display control unit. A display control unit includes N-bit pixel component processing lanes for processing source pixel data. When the display control unit receives M-bit source pixel components, wherein ‘M’ is greater than ‘N’, the display control unit may assign the M-bit source pixel components to the N-bit processing lanes. Then, the M-bit source pixel components may passthrough the pixel component processing elements of the display control unit without being modified.
-
公开(公告)号:US20160307540A1
公开(公告)日:2016-10-20
申请号:US14691353
申请日:2015-04-20
Applicant: Apple Inc.
Inventor: Peter F. Holland , Brijesh Tripathi , Guy Cote
IPC: G09G5/02
CPC classification number: G09G5/14 , G09G5/026 , G09G2320/0242 , G09G2320/0666 , G09G2320/0673 , G09G2340/06 , G09G2360/18
Abstract: Systems, apparatuses, and methods for performing linear scaling in a display control unit. A display control unit receives source image data that has already been gamma encoded with an unknown gamma value. The display control unit includes a hard-coded LUT storing a gamma curve of a first gamma value which is used to perform a degamma operation on the received source image data. Even if the first gamma value used to perform the degamma operation is different from the gamma value used to gamma encode the source image data, fewer visual artifacts are generated as compared with not performing a degamma operation. After the degamma operation is performed, the source image data may be linearly scaled.
Abstract translation: 用于在显示控制单元中执行线性缩放的系统,装置和方法。 显示控制单元接收已经用未知伽马值进行伽马编码的源图像数据。 显示控制单元包括硬编码LUT,其存储用于对所接收的源图像数据执行去角度运算的第一伽玛值的伽马曲线。 即使用于进行反伽马操作的第一伽马值与用于对源图像数据进行伽玛编码的伽马值不同,与不进行除血操作相比,产生较少的视觉伪影。 在执行去雾操作之后,可以线性地缩放源图像数据。
-
公开(公告)号:US09454378B2
公开(公告)日:2016-09-27
申请号:US14083010
申请日:2013-11-18
Applicant: Apple Inc.
Inventor: Guy Cote , Joseph P. Bratt , Nitin Bhargava , Hao Chen , Joseph J. Cheng
CPC classification number: G06F9/4401 , G06F3/0629 , G06F8/71 , G06F9/445
Abstract: Methods and apparatus for configuring multiple components of a subsystem are described. The configuration memory of each of a plurality of components coupled to an interconnect includes a global configuration portion. The configuration memory of one of the components may be designated as a master global configuration for all of the components. A module coupled to the interconnect may receive writes to the components from a configuration source. For each write, the module may decode the write to determine addressing information and check to see if the write is addressed to the master global configuration. If the write is addressed to the master global configuration, the module broadcasts the write to the global configuration portion of each of the components via the interconnect. If the write is not addressed to the master global configuration, the module forwards the write to the appropriate component via the interconnect.
Abstract translation: 描述用于配置子系统的多个组件的方法和装置。 耦合到互连的多个组件中的每一个的配置存储器包括全局配置部分。 可以将组件之一的配置存储器指定为用于所有组件的主全局配置。 耦合到互连的模块可以从配置源接收对组件的写入。 对于每次写入,模块可以解码写入以确定寻址信息,并检查写入是否寻址到主全局配置。 如果写入寻址到主全局配置,则模块通过互连广播写入每个组件的全局配置部分。 如果写入不适用于主全局配置,则模块通过互连将写入转发到相应的组件。
-
-
-
-
-
-
-
-
-