QUANTUM DOT LIGHT EMITTING DIODE (QLED) AND MANUFACTURE METHOD THEREOF, DISPLAY PANEL

    公开(公告)号:US20190273214A1

    公开(公告)日:2019-09-05

    申请号:US16144308

    申请日:2018-09-27

    Inventor: Dong LI

    Abstract: A quantum dot light emitting diode (QLED) and a manufacture method thereof, a display panel are provided. The QLED includes a hole transport layer and a quantum dot light emitting layer, the hole transport layer includes a porous structure layer having pores, the quantum dot light emitting layer is disposed on the hole transport layer; the quantum dot light emitting layer contacts the porous structure layer, and a material of the quantum dot light emitting layer is disposed in at least a part of the pores.

    Method for Manufacturing Thin Film Transistor

    公开(公告)号:US20190027587A1

    公开(公告)日:2019-01-24

    申请号:US15989773

    申请日:2018-05-25

    Abstract: The present disclosure provides a method for manufacturing a thin film transistor comprising, forming a pattern of an active layer on a substrate through a patterning process; performing ion doping to a channel region of the active layer; forming a gate insulating layer; forming a pattern of a gate through the patterning process; performing ion doping to a source contact region and a drain contact region of the active layer; forming an interlayer insulating layer; and performing laser annealing to the active layer, so as to make the active layer crystallize and the ions doped in the channel region, the source contact region and the drain contact region of the active layer activate simultaneously. In this method, the crystallization of the active layer and the activation of the ions doped in the active layer are implemented in the same process, which reduces the process cost and improves the efficiency.

    LOW TEMPERATURE POLY-SILICON TRANSISTOR ARRAY SUBSTRATE AND FABRICATION METHOD THEREOF, AND DISPLAY DEVICE
    15.
    发明申请
    LOW TEMPERATURE POLY-SILICON TRANSISTOR ARRAY SUBSTRATE AND FABRICATION METHOD THEREOF, AND DISPLAY DEVICE 审中-公开
    低温聚硅晶体管阵列基板及其制造方法及显示装置

    公开(公告)号:US20160300957A1

    公开(公告)日:2016-10-13

    申请号:US15084802

    申请日:2016-03-30

    Abstract: The embodiments of the present invention disclose a low temperature (LTPS) transistor array substrate and a method of fabricating the same, and a display device. The LTPS transistor array substrate comprises a substrate; a poly-silicon semiconductor active region provided on the substrate; agate insulated from the poly-silicon semiconductor active region; and a dielectric spacer region provided on a side wall of the gate, wherein a portion of the poly-silicon semiconductor active region corresponding to the dielectric spacer region comprises a buffer region, and the dielectric spacer region surrounds the side wall of the gate and covers the buffer region.

    Abstract translation: 本发明的实施例公开了低温(LTPS)晶体管阵列基板及其制造方法以及显示装置。 LTPS晶体管阵列基板包括基板; 设置在所述基板上的多晶硅半导体有源区; 与多晶硅半导体有源区绝缘的玛瑙; 以及设置在所述栅极的侧壁上的电介质间隔区,其中与所述电介质间隔区相对应的所述多晶硅半导体有源区的一部分包括缓冲区,并且所述电介质间隔区围绕所述栅极的侧壁 缓冲区。

    Touch Substrate and Preparation Method Thereof, and Touch Device

    公开(公告)号:US20220197434A1

    公开(公告)日:2022-06-23

    申请号:US17359508

    申请日:2021-06-26

    Abstract: Provided are a touch substrate, a preparation method thereof and a touch device. The touch substrate includes a substrate, and a first conductive layer, a first insulating layer and a second conductive layer sequentially stacked on the substrate. The first conductive layer includes a first capacitive touch electrode, a first wiring and a second wiring. The first wiring is electrically connected to the first capacitive touch electrode, and the second wiring is insulated from the first capacitive touch electrode. The first insulating layer includes at least one first via. The second conductive layer includes a second capacitive touch electrode, which is electrically connected to the second wiring through the first via. The second conductive layer further includes an additional functional channel, which is insulated from the second capacitive touch electrode.

Patent Agency Ranking