-
公开(公告)号:US11941486B2
公开(公告)日:2024-03-26
申请号:US18137271
申请日:2023-04-20
Applicant: D-WAVE SYSTEMS INC.
Inventor: Steven P. Reinhardt , Andrew D. King , Loren J. Swenson , Warren T. E. Wilkinson , Trevor Michael Lanting
IPC: G06N10/00 , G05B19/042
CPC classification number: G06N10/00 , G05B19/042 , G05B2219/25071
Abstract: Computational systems and methods employ characteristics of a quantum processor determined or sampled between a start and an end of an annealing evolution per an annealing schedule. The annealing evolution can be reinitialized, reversed or continued after determination. The annealing evolution can be interrupted. The annealing evolution can be ramped immediately prior to or as part of determining the characteristics. The annealing evolution can be paused or not paused immediately prior to ramping. A second representation of a problem can be generated based at least in part on the determined characteristics from an annealing evolution performed on a first representation of the problem. The determined characteristics can be autonomously compared to an expected behavior, and alerts optionally provided and/or the annealing evolution optionally terminated based on the comparison. Iterations of annealing evolutions may be performed until an exit condition occurs.
-
公开(公告)号:US11880741B2
公开(公告)日:2024-01-23
申请号:US16988232
申请日:2020-08-07
Applicant: D-WAVE SYSTEMS INC.
Inventor: Robert B. Israel , Trevor M. Lanting , Andrew D. King
Abstract: Generate an automorphism of the problem graph, determine an embedding of the automorphism to the hardware graph and modify the embedding of the problem graph into the hardware graph to correspond to the embedding of the automorphism to the hardware graph. Determine an upper-bound on the required chain strength. Calibrate and record properties of the component of a quantum processor with a digital processor, query the digital processor for a range of properties. Generate a bit mask and change the sign of the bias of individual qubits according to the bit mask before submitting a problem to a quantum processor, apply the same bit mask to the bit result. Generate a second set of parameters of a quantum processor from a first set of parameters via a genetic algorithm.
-
公开(公告)号:US11567779B2
公开(公告)日:2023-01-31
申请号:US16817210
申请日:2020-03-12
Applicant: D-WAVE SYSTEMS INC.
Inventor: William W. Bernoudy , James A. King , Andrew D. King
Abstract: A highly parallelized parallel tempering technique for simulating dynamic systems, such as quantum processors, is provided. Replica exchange is facilitated by synchronizing grid-level memory. Particular implementations for simulating quantum processors by representing cells of qubits and couplers in grid-, block-, and thread-level memory are discussed. Parallel tempering of such dynamic systems can be assisted by modifying replicas based on isoenergetic cluster moves (ICMs). ICMs are generated via secondary replicas which are maintained alongside primary replicas and exchanged between blocks and/or generated dynamically by blocks without necessarily being exchanged. Certain refinements, such as exchanging energies and temperatures through grid-level memory, are also discussed.
-
公开(公告)号:US11263547B2
公开(公告)日:2022-03-01
申请号:US15881307
申请日:2018-01-26
Inventor: Steven P. Reinhardt , Andrew D. King , Loren J. Swenson , Warren T. E. Wilkinson , Trevor Michael Lanting
IPC: G06N10/00 , G05B19/042
Abstract: Computational systems and methods employ characteristics of a quantum processor determined or sampled between a start and an end of an annealing evolution per an annealing schedule. The annealing evolution can be reinitialized, reversed or continued after determination. The annealing evolution can be interrupted. The annealing evolution can be ramped immediately prior to or as part of determining the characteristics. The annealing evolution can be paused or not paused immediately prior to ramping. A second representation of a problem can be generated based at least in part on the determined characteristics from an annealing evolution performed on a first representation of the problem. The determined characteristics can be autonomously compared to an expected behavior, and alerts optionally provided and/or the annealing evolution optionally terminated based on the comparison. Iterations of annealing evolutions may be performed until an exit condition occurs.
-
15.
公开(公告)号:US11100418B2
公开(公告)日:2021-08-24
申请号:US16275816
申请日:2019-02-14
Applicant: D-WAVE SYSTEMS INC.
Inventor: Paul I. Bunyk , James King , Murray C. Thom , Mohammad H. Amin , Anatoly Yu Smirnov , Sheir Yarkoni , Trevor M. Lanting , Andrew D. King , Kelly T. R. Boothby
Abstract: The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.
-
公开(公告)号:US20170300817A1
公开(公告)日:2017-10-19
申请号:US15487295
申请日:2017-04-13
Applicant: D-Wave Systems Inc.
Inventor: Andrew D. King , Robert B. Israel , Paul I. Bunyk , Tomas J. Boothby , Steven P. Reinhardt , Aidan P. Roy , James A. King , Trevor M. Lanting , Abraham J. Evert
Abstract: Generate an automorphism of the problem graph, determine an embedding of the automorphism to the hardware graph and modify the embedding of the problem graph into the hardware graph to correspond to the embedding of the automorphism to the hardware graph. Determine an upper-bound on the required chain strength. Calibrate and record properties of the component of a quantum processor with a digital processor, query the digital processor for a range of properties. Generate a bit mask and change the sign of the bias of individual qubits according to the bit mask before submitting a problem to a quantum processor, apply the same bit mask to the bit result. Generate a second set of parameters of a quantum processor from a first set of parameters via a genetic algorithm.
-
公开(公告)号:US20220222558A1
公开(公告)日:2022-07-14
申请号:US17584600
申请日:2022-01-26
Applicant: D-WAVE SYSTEMS INC.
Inventor: Steven P. Reinhardt , Andrew D. King , Loren J. Swenson , Warren T.E. Wilkinson , Trevor Michael Lanting
IPC: G06N10/00 , G05B19/042
Abstract: Computational systems and methods employ characteristics of a quantum processor determined or sampled between a start and an end of an annealing evolution per an annealing schedule. The annealing evolution can be reinitialized, reversed or continued after determination. The annealing evolution can be interrupted. The annealing evolution can be ramped immediately prior to or as part of determining the characteristics. The annealing evolution can be paused or not paused immediately prior to ramping. A second representation of a problem can be generated based at least in part on the determined characteristics from an annealing evolution performed on a first representation of the problem. The determined characteristics can be autonomously compared to an expected behavior, and alerts optionally provided and/or the annealing evolution optionally terminated based on the comparison. Iterations of annealing evolutions may be performed until an exit condition occurs.
-
18.
公开(公告)号:US20220019929A1
公开(公告)日:2022-01-20
申请号:US17387654
申请日:2021-07-28
Applicant: D-WAVE SYSTEMS INC.
Inventor: Paul I. Bunyk , James King , Murray C. Thom , Mohammad H. Amin , Anatoly Smirnov , Sheir Yarkoni , Trevor M. Lanting , Andrew D. King , Kelly T. R. Boothby
Abstract: The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.
-
公开(公告)号:US10789540B2
公开(公告)日:2020-09-29
申请号:US15487295
申请日:2017-04-13
Applicant: D-Wave Systems Inc.
Inventor: Andrew D. King , Robert B. Israel , Paul I. Bunyk , Kelly T. R. Boothby , Steven P. Reinhardt , Aidan P. Roy , James A. King , Trevor M. Lanting , Abraham J. Evert
Abstract: Generate an automorphism of the problem graph, determine an embedding of the automorphism to the hardware graph and modify the embedding of the problem graph into the hardware graph to correspond to the embedding of the automorphism to the hardware graph. Determine an upper-bound on the required chain strength. Calibrate and record properties of the component of a quantum processor with a digital processor, query the digital processor for a range of properties. Generate a bit mask and change the sign of the bias of individual qubits according to the bit mask before submitting a problem to a quantum processor, apply the same bit mask to the bit result. Generate a second set of parameters of a quantum processor from a first set of parameters via a genetic algorithm.
-
公开(公告)号:US20180218281A1
公开(公告)日:2018-08-02
申请号:US15881307
申请日:2018-01-26
Applicant: D-Wave Systems Inc.
Inventor: Steven P. Reinhardt , Andrew D. King , Loren J. Swenson , Warren T.E. Wilkinson , Trevor Michael Lanting
IPC: G06N99/00 , G05B19/042
CPC classification number: G06N10/00 , G05B19/042 , G05B2219/25071
Abstract: Computational systems and methods employ characteristics of a quantum processor determined or sampled between a start and an end of an annealing evolution per an annealing schedule. The annealing evolution can be reinitialized, reversed or continued after determination. The annealing evolution can be interrupted. The annealing evolution can be ramped immediately prior to or as part of determining the characteristics. The annealing evolution can be paused or not paused immediately prior to ramping. A second representation of a problem can be generated based at least in part on the determined characteristics from an annealing evolution performed on a first representation of the problem. The determined characteristics can be autonomously compared to an expected behavior, and alerts optionally provided and/or the annealing evolution optionally terminated based on the comparison. Iterations of annealing evolutions may be performed until an exit condition occurs.
-
-
-
-
-
-
-
-
-