公开(公告)号：US20200044744A1

公开(公告)日：2020-02-06

申请号：US16600328

申请日：2019-10-11

Applicant: INPHI CORPORATION

Inventor： Oscar Ernesto AGAZZI ,  Diego Ernesto CRIVELLI ,  Paul VOOIS ,  Ramiro Rogelio LOPEZ ,  Jorge Manuel FINOCHIETTO ,  Norman L. SWENSON ,  Mario Rafael HUEDA ,  Hugo Santiago CARRER ,  Vadim GUTNIK ,  Adrián Ulises MORALES ,  Martin Ignacio DEL BARCO ,  Martin Carlos ASINARI ,  Federico Nicolas PAREDES ,  Alfredo Javier TADDEI ,  Mauro Marcelo BRUNI ,  Damian Alfonso MORERO ,  Facundo Abel Alcides RAMOS ,  María Laura FERSTER ,  Elvio Adrian SERRANO ,  Pablo Gustavo QUIROGA ,  Roman Antonio ARENAS ,  Matias German SCHNIDRIG ,  Alejandro Javier SCHWOYKOSKI

IPC: H04B10/516 ,  H04B10/40 ,  H04B10/61 ,  H04L7/00

Abstract: A coherent receiver comprises an ingress signal path having an ingress line-side interface, and an ingress host-side interface. The ingress signal path is configured to receive an analog signal vector at the ingress line-side interface, to demodulate the analog signal vector, and to output a digital data signal Fat the ingress host-side interface. The coherent receiver also comprises clock and timing circuitry configured to receive a single reference clock signal and to provide a plurality of modified ingress path clock signals to different components of the ingress signal path, the plurality of modified ingress path clock signals derived from the single reference clock signal and the plurality of modified ingress path clock signals having different clock rates. The receiver, transmitter, or transceiver can operate in a plurality of programmable operating modes to accommodate different modulation/de-modulation schemes, error correction code schemes, framing/mapping protocols, or other programmable features.

公开(公告)号：US20190020415A1

公开(公告)日：2019-01-17

申请号：US16121293

申请日：2018-09-04

Applicant: INPHI CORPORATION

Inventor： Oscar Ernesto AGAZZI ,  Diego Ernesto CRIVELLI ,  Hugo Santiago CARRER ,  Mario Rafael HUEDA ,  German Cesar Augusto LUNA ,  Carl GRACE

IPC: H04B10/50 ,  H04B1/38 ,  H04B3/23 ,  H04B7/005 ,  H04L25/03 ,  H04L25/02 ,  H04B10/2507 ,  H03M13/41 ,  H04B10/69 ,  H04B10/40 ,  H04B10/294 ,  H04L5/16 ,  H04B7/0456 ,  H04B1/04

Abstract: A receiver (e.g., for a 10G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decorder, for example, a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.

公开(公告)号：US20180205466A1

公开(公告)日：2018-07-19

申请号：US15921496

申请日：2018-03-14

Applicant: INPHI CORPORATION

Inventor： Oscar Ernesto AGAZZI ,  Diego Ernesto CRIVELLI ,  Hugo Santiago CARRER ,  Mario Rafael HUEDA ,  Martin Ignacio DEL BARCO ,  Pablo GIANNI ,  Ariel POLA ,  Elvio Adrian SERRANO ,  Alfredo Javier TADDEI ,  Mario Alejandro CASTRILLON ,  Martin SERRA ,  Ramiro MATTEODA

IPC: H04B10/61 ,  H04L27/01 ,  H04L7/00

CPC classification number: H04B10/6161 ,  H04B10/616 ,  H04L7/0075 ,  H04L27/01

Abstract: A receiver for fiber optic communications.

公开(公告)号：US20180062760A1

公开(公告)日：2018-03-01

申请号：US15800745

申请日：2017-11-01

Applicant: INPHI CORPORATION

Inventor： Diego Ernesto CRIVELLI ,  Mario Rafael HUEDA ,  Hugo Santiago CARRER ,  Jeffrey ZACHAN ,  Vadim GUTNIK ,  Martin Ignacio DEL BARCO ,  Ramiro Rogelio LOPEZ ,  Shih Cheng WANG ,  Geoffrey O. HATCHER ,  Jorge Manuel FINOCHIETTO ,  Michael YEO ,  Andre CHARTRAND ,  Norman L. SWENSON ,  Paul VOOIS ,  Oscar Ernesto AGAZZI

IPC: H04B10/61 ,  H04B10/40 ,  H04B10/2569

CPC classification number: H04B10/6162 ,  H04B10/2569 ,  H04B10/40 ,  H04B10/6161

Abstract: A transceiver for fiber optic communications. The transceiver can include a transmitter module having a transmitter host interface configured to receive an input host signal; a transmitter framer configured to frame the input host signal and to generate a framed host signal; and a transmitter coder configured to encode the framed host signal to generate an encoded host signal for transmission over a communication channel. The transceiver can also include a receiver module having a bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit configured to equalize a digital input ingress signal to generate an equalized ingress signal; a receiver framer configured to frame the equalized ingress signal to generate a framed ingress signal; and a receiver host interface configured to output the framed ingress signal. The receiver host interface is compatible with a framing protocol of the receiver framer.

公开(公告)号：US20210044360A1

公开(公告)日：2021-02-11

申请号：US17077755

申请日：2020-10-22

Applicant: INPHI CORPORATION

Inventor： Damian Alfonso MORERO ,  Mario Alejandro CASTRILLON ,  Ramiro Rogelio LOPEZ ,  Cristian CAVENIO ,  Gabriel INFANTE ,  Mario Rafael HUEDA

IPC: H04B10/61 ,  H04L27/227 ,  H04L27/38 ,  H04B10/40

Abstract: A method and structure for probabilistic shaping and compensation techniques in coherent optical receivers. According to an example, the present invention provides a method and structure for an implementation of distribution matcher encoders and decoders for probabilistic shaping applications. The techniques involved avoid the traditional implementations based on arithmetic coding, which requires intensive multiplication functions. Furthermore, these probabilistic shaping techniques can be used in combination with LDPC codes through reverse concatenation techniques.

公开(公告)号：US20200244372A1

公开(公告)日：2020-07-30

申请号：US16797704

申请日：2020-02-21

Applicant: INPHI CORPORATION

Inventor： Damian Alfonso MORERO ,  Mario Alejandro CASTRILLON ,  Ramiro Rogelio LOPEZ ,  Cristian CAVENIO ,  Gabriel INFANTE ,  Mario Rafael HUEDA

IPC: H04B10/61 ,  H04L27/38 ,  H04L27/227

Abstract: A method and structure for probabilistic shaping and compensation techniques in coherent optical receivers. According to an example, the present invention provides a method and structure for an implementation of distribution matcher encoders and decoders for probabilistic shaping applications. The techniques involved avoid the traditional implementations based on arithmetic coding, which requires intensive multiplication functions. Furthermore, these probabilistic shaping techniques can be used in combination with LDPC codes through reverse concatenation techniques.

公开(公告)号：US20200092011A1

公开(公告)日：2020-03-19

申请号：US16694391

申请日：2019-11-25

Applicant: INPHI CORPORATION

Inventor： Mario Rafael HUEDA ,  Mauro Marcelo BRUNI ,  Federico Nicolas PAREDES ,  Hugo Santiago CARRER ,  Diego Ernesto CRIVELLI ,  Oscar Ernesto AGAZZI ,  Norman L. SWENSON ,  Seyedmohammadreza MOTAGHIANNEZAM

IPC: H04B10/61 ,  H04L7/00

Abstract: A timing recovery system generates a sampling clock to synchronize sampling of a receiver to a symbol rate of an incoming signal. The input signal is received over an optical communication channel. The receiver generates a timing matrix representing coefficients of a timing tone detected in the input signal. The timing tone representing frequency and phase of a symbol clock of the input signal and has a non-zero timing tone energy. The receiver computes a rotation control signal based on the timing matrix that represents an amount of accumulated phase shift in the input signal relative to the sampling clock. A numerically controlled oscillator is controlled to adjust at least one of the phase and frequency of the sampling clock based on the rotation control signal.

公开(公告)号：US20200067600A1

公开(公告)日：2020-02-27

申请号：US16674957

申请日：2019-11-05

Applicant: INPHI CORPORATION

Inventor： Oscar Ernesto AGAZZI ,  Diego Ernesto CRIVELLI ,  Hugo Santiago CARRER ,  Mario Rafael HUEDA ,  German Cesar Augusto LUNA ,  Carl GRACE

IPC: H04B10/50 ,  H04L5/16 ,  H04B1/38 ,  H04B10/69 ,  H04L25/02 ,  H04L25/03 ,  H04B10/40 ,  H03M13/41 ,  H04B3/23 ,  H04B7/005 ,  H04B10/2507 ,  H04B10/294

Abstract: A receiver (e.g., for a 10 G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decorder, for example, a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.

公开(公告)号：US20180102850A1

公开(公告)日：2018-04-12

申请号：US15839380

申请日：2017-12-12

Applicant: INPHI CORPORATION

Inventor： Oscar Ernesto AGAZZI ,  Diego Ernesto CRIVELLI ,  Hugo Santiago CARRER ,  Mario Rafael HUEDA ,  German Cesar Augusto LUNA ,  Carl GRACE

IPC: H04B10/50 ,  H04B7/005 ,  H04L25/02 ,  H04B3/23 ,  H03M13/41

CPC classification number: H04B10/5059 ,  H03M13/41 ,  H04B1/38 ,  H04B3/235 ,  H04B7/005 ,  H04B7/0456 ,  H04B10/25073 ,  H04B10/2941 ,  H04B10/40 ,  H04B10/6971 ,  H04B2001/0441 ,  H04B2201/709772 ,  H04L5/16 ,  H04L25/0202 ,  H04L25/025 ,  H04L25/03038 ,  H04L25/03057 ,  H04L2025/03477 ,  H04L2025/03617

Abstract: A receiver (e.g., for a 10 G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decorder, for example, a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.

公开(公告)号：US20170317759A1

公开(公告)日：2017-11-02

申请号：US15647765

申请日：2017-07-12

Applicant: INPHI CORPORATION

Inventor： Oscar Ernesto AGAZZI ,  Diego Ernesto CRIVELLI ,  Paul VOOIS ,  Ramiro Rogelio LOPEZ ,  Jorge Manuel FINOCHIETTO ,  Norman L. SWENSON ,  Mario Rafael HUEDA ,  Hugo Santiago CARRER ,  Vadim GUTNIK ,  Adrián Ulises MORALES ,  Martin Ignacio DEL BARCO ,  Martin Carlos ASINARI ,  Federico Nicolas PAREDES ,  Alfredo Javier TADDEI ,  Mauro Marcelo BRUNI ,  Damian Alfonso MORERO ,  Facundo Abel Alcides RAMOS ,  María Laura FERSTER ,  Elvio Adrian SERRANO ,  Pablo Gustavo QUIROGA ,  Roman Antonio ARENAS ,  Matias German SCHNIDRIG ,  Alejandro Javier SCHWOYKOSKI

IPC: H04B10/516 ,  H04L7/00

CPC classification number: H04B10/516 ,  H04B10/40 ,  H04B10/61 ,  H04L7/0075

Abstract: A coherent receiver comprises an ingress signal path having an ingress line-side interface, and an ingress host-side interface. The ingress signal path is configured to receive an analog signal vector at the ingress line-side interface, to demodulate the analog signal vector, and to output a digital data signal Fat the ingress host-side interface. The coherent receiver also comprises clock and timing circuitry configured to receive a single reference clock signal and to provide a plurality of modified ingress path clock signals to different components of the ingress signal path, the plurality of modified ingress path clock signals derived from the single reference clock signal and the plurality of modified ingress path clock signals having different clock rates. The receiver, transmitter, or transceiver can operate in a plurality of programmable operating modes to accommodate different modulation/de-modulation schemes, error correction code schemes, framing/mapping protocols, or other programmable features.