Recognition and report of expected write amplification violation

    公开(公告)号:US12112044B2

    公开(公告)日:2024-10-08

    申请号:US17743391

    申请日:2022-05-12

    CPC classification number: G06F3/0616 G06F3/0619 G06F3/0659 G06F3/0679

    Abstract: The present disclosure generally relates to recognizing a violation of an expected write amplification (WAF) rate and informing a host device of the violation so that the host device may take corrective action and ensure the data storage device does not reach end of life (EOL) earlier than expected. The host can provide the data storage device with an expected lifetime and may additionally provide a benchmark WAF rate. The data storage device compares the actual WAF rate to the benchmark WAF rate and notifies the host device of any violation where the actual WAF rate exceeds the benchmark WAF rate.

    Active time-based command prioritization in data storage devices

    公开(公告)号:US11954367B2

    公开(公告)日:2024-04-09

    申请号:US17841600

    申请日:2022-06-15

    CPC classification number: G06F3/0659 G06F3/0604 G06F3/064 G06F3/0679

    Abstract: Disclosed are systems and methods providing active time-based prioritization in host-managed stream devices. The method includes receiving a plurality of host commands from a host system. The method also includes computing active times of open memory regions. The method also includes determining one or more regions that have remained open for more than a threshold time period, based on the active times. The method also includes prioritizing one or more host commands from amongst the plurality of host commands for completion, the one or more host commands having corresponding logical addresses belonging to the one or more regions, thereby (i) minimizing risk to data and (ii) releasing resources corresponding to the one or more regions.

    Determine Link Startup Sequence (LSS) Type Using Reference Clock Frequency And Attribute

    公开(公告)号:US20230035584A1

    公开(公告)日:2023-02-02

    申请号:US17875054

    申请日:2022-07-27

    Abstract: The present disclosure generally relates to utilizing the host clock signal frequency to determine whether to operate in the default pulse width modulation (PWM) link startup sequence (LSS), be changed to high speed (HS) LSS by a host device capable of operating in either PWM LSS or HS LSS, or ignore the data storage device attributes of operating in PWM LSS and instead operate according to HS LSS. In so doing, the data storage device is adaptable to work with older generation UFS host devices as well as current and future generation UFS host devices.

    Storage device with a callback response

    公开(公告)号:US10891078B2

    公开(公告)日:2021-01-12

    申请号:US16370280

    申请日:2019-03-29

    Abstract: A method of sending a command from a slave storage device to a master host includes receiving an initial command from the master host. A callback response containing a requested command triggered by the initial command is sent by the slave storage device. In one embodiment, the master host is a Universal Flash Storage (UFS) host and the slave storage device is a UFS storage device. In one embodiment, the initial command is a start stop unit (SSU) command with a power condition field of sleep or powerdown and the requested command is a read buffer command. In another embodiment, the initial command is a start stop unit (SSU) command with a power condition field of active and the requested command is a write buffer command.

    Storage protection unit
    17.
    发明授权

    公开(公告)号:US10712976B2

    公开(公告)日:2020-07-14

    申请号:US15722616

    申请日:2017-10-02

    Abstract: Technology is disclosed that provides security for data stored in a non-volatile memory device. The non-volatile memory device may be embedded in a host system. The host system may further have a host controller that is configured to obtain a memory access message from an initiator to access the non-volatile memory. The host controller may be further configured to provide the memory access message to the memory controller. The memory access message may contain an identifier of the initiator, which may be verified by the host controller. The memory controller may be configured to access the identifier of the initiator from the memory access message, and grant or deny non-volatile memory access to the initiator based on whether the initiator has access rights to a region of the non-volatile memory to which the initiator seeks access.

    Method for management tables recovery

    公开(公告)号:US10459803B2

    公开(公告)日:2019-10-29

    申请号:US15685555

    申请日:2017-08-24

    Abstract: A controller receives an indication that a memory management table loaded to a random-access storage device is in a corrupted state. The controller retrieves one or more error recovery parameters of a memory unit stored in metadata of a physical block of a plurality of physical blocks of the non-volatile storage device. The controller examines the one or more error recovery parameters to determine whether the one or more error recovery parameters indicate the memory unit is fresh or stale. The controller updates the memory management table with logical-to-physical translation information of the metadata for the memory unit that is determined to be fresh. The controller writes the updated memory management table to the non-volatile storage device.

    Non-volatile Memory Device With Secure Read
    20.
    发明申请

    公开(公告)号:US20190050602A1

    公开(公告)日:2019-02-14

    申请号:US15676708

    申请日:2017-08-14

    Abstract: Technology that provides security for a requestor of data stored in a non-volatile memory device is disclosed. In one aspect, the non-volatile memory device provides data on a host interface only if a digest for the data matches an expected digest for the data. The non-volatile memory device may store expected digests for data for various logical addresses. Upon receiving a request on the host interface to read data for a logical address, the non-volatile memory device may access the data for the logical address, compute a digest for the accessed data, and compare the computed digest with the expected digest. The non-volatile memory device provides the accessed data on the host interface only if the computed digest matches the expected digest, in one aspect. The non-volatile memory device may be used to provide a secure boot of a host.

Patent Agency Ranking