INFORMATION INPUT/OUTPUT METHOD USING DOT PATTERN
    231.
    发明申请
    INFORMATION INPUT/OUTPUT METHOD USING DOT PATTERN 有权
    信息输入/输出方法使用图案

    公开(公告)号:US20090066977A1

    公开(公告)日:2009-03-12

    申请号:US11912597

    申请日:2005-04-28

    Applicant: Kenji Yoshida

    Inventor: Kenji Yoshida

    CPC classification number: G06K7/1417 G06K19/06037 G06K2019/06234

    Abstract: It is an object of the present invention to provide an information input/output method that is capable of imparting different functions to dots of a dot pattern displayed on a printed matter, thereby, at the time of providing information from the dot pattern, recognizing directivity and speedily providing information and that is capable of checking an error relative to a dot layout state, and further, that is capable of enhancing security. Therefore, according to the present invention, the information input/output method is provided, and includes: defining as a block a rectangular area of a square or a rectangle, of a medium face such as a printed matter; while a straight line in a vertical direction and a horizontal direction configuring a frame of the block is defined as a standard grid line, providing a virtual reference grid point by predetermined interval on the reference grid line; laying out a reference grid point dot on a virtual reference grid point; connecting the virtual reference grid points to each other and defining a straight line parallel to the reference grid line as a grid line; defining a cross point between the grid lines as a virtual grid point; generating a dot pattern obtained by laying out one or a plurality of information dots, respectively, having a distance and a direction around the virtual grid point; reading such dot pattern as image information by optical reader means; numerically valuing the dot pattern; and reading and outputting information that corresponds to the numerically valued information from storage means.

    Abstract translation: 本发明的目的是提供一种信息输入/输出方法,其能够对显示在打印物上的点阵图形的点赋予不同的功能,从而在从点图案提供信息时识别方向性 并且能够快速地提供信息,并且能够检查相对于点布局状态的错误,并且还能够增强安全性。 因此,根据本发明,提供信息输入/输出方法,并且包括:将诸如印刷品的中等面的矩形区域定义为矩形的矩形区域; 同时将构成该块的框架的垂直方向和水平方向的直线定义为标准网格线,在参考网格线上提供预定间隔的虚拟参考网格点; 在虚拟参考网格点上布置参考网格点; 将虚拟参考网格点彼此连接并且将与参考网格线平行的直线定义为网格线; 将网格线之间的交叉点定义为虚拟网格点; 生成分别具有围绕虚拟网格点的距离和方向布置一个或多个信息点而获得的点图案; 通过光学读取装置读取图像信息的点阵图形; 数值估价点图案; 以及从存储装置读取和输出与数值信息对应的信息。

    ERROR CORRECTING APPARATUS AND ERROR CORRECTING METHOD
    232.
    发明申请
    ERROR CORRECTING APPARATUS AND ERROR CORRECTING METHOD 有权
    错误校正装置和错误校正方法

    公开(公告)号:US20090006922A1

    公开(公告)日:2009-01-01

    申请号:US12146107

    申请日:2008-06-25

    Applicant: Kenji Yoshida

    Inventor: Kenji Yoshida

    CPC classification number: G11B20/1803 G11B2020/1288

    Abstract: According to one embodiment, an error correction parity bit sequence is generated for a data sequence obtained by adding a dummy symbol of a specific pattern to a digital information sequence modulated to convert into a form satisfying the request of a reproducing system. If the parity bit sequence meets the request of the reproducing system, the modulated digital information sequence excluding the dummy symbol and the parity bit sequence are output in such a manner that the information sequence and parity bit sequence correspond to each other. If the parity bit sequence does not meet the request of the reproducing system, a dummy symbol of another pattern is added to the modulated digital information sequence, thereby generating an error correction parity bit sequence.

    Abstract translation: 根据一个实施例,对于通过将特定模式的虚拟符号添加到被调制为转换为满足再现系统的请求的形式的数字信息序列而获得的数据序列,生成纠错奇偶校验位序列。 如果奇偶校验位序列满足再现系统的要求,则排除虚拟符号和奇偶校验位序列的调制数字信息序列以信息序列和奇偶校验位序列彼此对应的方式被输出。 如果奇偶校验位序列不符合再现系统的请求,则将另一模式的虚拟符号添加到调制数字信息序列,从而生成纠错奇偶校验位序列。

    Decoder and decoding method for decoding irregular low-density parity-check codes
    233.
    发明授权
    Decoder and decoding method for decoding irregular low-density parity-check codes 失效
    用于解码不规则低密度奇偶校验码的解码器和解码方法

    公开(公告)号:US07451376B2

    公开(公告)日:2008-11-11

    申请号:US11417022

    申请日:2006-05-04

    Applicant: Kenji Yoshida

    Inventor: Kenji Yoshida

    CPC classification number: H03M13/1148 H03M13/1111 H03M13/1134

    Abstract: In one embodiment, bit processing units are provided for the 1st to Mth rows (M=p1×m1) of a parity-check matrix that includes a first parity-check matrix and second parity-check matrix adjacent thereto. The first and second parity-check matrices include (n1×m1) and (n2×m2) permuted matrices, respectively. The bit processing units sequentially update bit information corresponding to column positions included in the respective rows of the first and second parity-check matrices, a bit at each of the column positions being set to “1”. Parity processing units update parity information corresponding to row positions in p1 columns of each of the n1 column blocks of the first parity-check matrix, and corresponding to row positions in p2 columns of each of the n2 column blocks of the second parity-check matrix, a bit at each of the row positions being set to “1”.

    Abstract translation: 在一个实施例中,针对包括第一奇偶校验矩阵的奇偶校验矩阵的第1行(M = p 1×m 1)的第1行(M = p 1×m 1)提供位处理单元 - 与其相邻的检查矩阵和第二奇偶校验矩阵。 第一和第二奇偶校验矩阵分别包括(n 1×m 1)和(n 2×m 2)置换的矩阵。 位处理单元顺序地更新与包括在第一和第二奇偶校验矩阵的相应行中的列位置相对应的位信息,每个列位置处的位被设置为“1”。 奇偶校验处理单元更新与第一奇偶校验矩阵的n 1个列块中的每一个的p 1列中的行位置相对应的奇偶校验信息,并且对应于第二奇偶校验矩阵的n 2个列块中的每一个的p 2列中的行位置 奇偶校验矩阵,每个行位置的位被设置为“1”。

    Decoder and method for decoding low-density parity-check code
    234.
    发明授权
    Decoder and method for decoding low-density parity-check code 有权
    用于解码低密度奇偶校验码的解码器和方法

    公开(公告)号:US07434135B2

    公开(公告)日:2008-10-07

    申请号:US11216108

    申请日:2005-09-01

    Applicant: Kenji Yoshida

    Inventor: Kenji Yoshida

    CPC classification number: H03M13/1111 H03M13/3738

    Abstract: When received data is decoded, a CPU stores a value “1”, which is included in a vector obtained by multiplying the received data by a parity check matrix, as the number of parity errors and also stores hard-decision result information corresponding to the number of parity errors in an output candidate information storage area. If the CPU determines that the received data is uncorrectable after the received data is decoded a given number of times, it reads hard-decision result information corresponding to the smallest number of parity errors, which are included in the number of parity errors stored in the output candidate information storage area and outputs it as a decoding result.

    Abstract translation: 当接收到的数据被解码时,CPU存储包含在通过将接收数据乘以奇偶校验矩阵而获得的向量中的值“1”作为奇偶校验错误的数量,并且还存储对应于 输出候选信息存储区域中的奇偶校验错误数。 如果CPU在接收到的数据被解码给定次数之后确定接收到的数据是不可校正的,则读取与最小奇偶校验错误数相对应的硬判决结果信息,这些信息包括在存储在 输出候选信息存储区域并将其输出作为解码结果。

    Run length limiting apparatus and run length limiting method
    235.
    发明申请
    Run length limiting apparatus and run length limiting method 失效
    运行长度限制装置和行程长度限制方法

    公开(公告)号:US20080123783A1

    公开(公告)日:2008-05-29

    申请号:US11812799

    申请日:2007-06-21

    Applicant: Kenji Yoshida

    Inventor: Kenji Yoshida

    CPC classification number: H04L25/03866

    Abstract: According to one embodiment, a run length limiting apparatus comprises an input section configured to input, a digital data string including a predetermined number of symbols which have the same number of bits, a search section configured to search for a specific symbol having a pattern that does not match any of the symbols included in the input digital data string, a calculation section configured to perform an exclusive OR operation between the specific symbol searched for and each of the symbols included in the input digital data string, and an output section configured to output the calculated digital data string together with the specific symbol.

    Abstract translation: 根据一个实施例,游程长度限制装置包括:输入部分,被配置为输入包括具有相同位数的预定数量的符号的数字数据串;搜索部分,被配置为搜索具有图案的特定符号, 与输入数字数据串中包含的任何符号不匹配的计算部分,被配置为执行搜索到的特定符号和输入数字数据串中包括的每个符号之间的异或运算的计算部分,以及被配置为 将计算出的数字数据串与特定符号一起输出。

    OPTICAL ELEMENT HOLDING APPARATUS AND EXPOSURE APPARATUS
    236.
    发明申请
    OPTICAL ELEMENT HOLDING APPARATUS AND EXPOSURE APPARATUS 失效
    光学元件保持装置和曝光装置

    公开(公告)号:US20080117534A1

    公开(公告)日:2008-05-22

    申请号:US11925373

    申请日:2007-10-26

    CPC classification number: G02B27/62 G02B7/023 G03F7/70825 G03F7/7085

    Abstract: A holding apparatus for holding an optical element includes a measuring part configured to measure a coordinate of the optical element, and a driving part configured to move the optical element based on the coordinate measured by the measuring part, wherein the measuring part includes a first sensor configured to detect a displacement amount of a part of the optical element, and a second sensor configured to detect that a part of the optical element is located at a predetermined position.

    Abstract translation: 用于保持光学元件的保持装置包括被配置为测量光学元件的坐标的测量部件和被配置为基于由测量部件测量的坐标来移动光学元件的驱动部件,其中测量部件包括第一传感器 被配置为检测所述光学元件的一部分的位移量;以及第二传感器,被配置为检测所述光学元件的一部分位于预定位置。

    Encoding apparatus, decoding apparatus, encoding method, decoding method, and information recording and playback apparatus
    238.
    发明申请
    Encoding apparatus, decoding apparatus, encoding method, decoding method, and information recording and playback apparatus 失效
    编码装置,解码装置,编码方法,解码方法以及信息记录和重放装置

    公开(公告)号:US20080001792A1

    公开(公告)日:2008-01-03

    申请号:US11819392

    申请日:2007-06-27

    Abstract: There is provided an apparatus which obtains a circumstance where LDPC codes are interleaved without damaging modulation rules and thereby a correction ability of LDPC encoding and decoding method is fully exhibited. The apparatus includes an RLL rule applying section which modulates user data by applying an RLL rule to the user data and thereby obtains RLL encoded sequence data, an interleave section which interleaves the RLL encoded sequence data and thereby obtains interleaved sequence data, an LDPC parity generating section which subjects the interleaved sequence data to LDPC encoding processing and thereby obtains LDPC parity sequence data, an inserting section which inserts parity of the LDPC parity sequence data in the RLL encoded sequence data in a distribution manner and thereby obtains output data, and an output section which records or transmits the output data.

    Abstract translation: 提供了一种获得LDPC码被交错而不损害调制规则的情况的装置,从而充分展示了LDPC编码和解码方法的校正能力。 该装置包括RLL规则应用部分,其通过对用户数据应用RLL规则来调制用户数据,从而获得RLL编码序列数据,交织部分,其对RLL编码序列数据进行交织,从而获得交织序列数据,LDPC奇偶校验产生 对交错序列数据进行LDPC编码处理,从而获得LDPC奇偶校验序列数据;插入部分,以分配方式将LDPC奇偶校验序列数据的奇偶校验插入RLL编码序列数据中,从而获得输出数据;输出部分 记录或传输输出数据的部分。

    Storage device using nonvolatile cache memory and control method thereof
    239.
    发明申请
    Storage device using nonvolatile cache memory and control method thereof 有权
    使用非易失性缓存的存储设备及其控制方法

    公开(公告)号:US20070250662A1

    公开(公告)日:2007-10-25

    申请号:US11785369

    申请日:2007-04-17

    CPC classification number: G06F12/0866 G06F11/004 G06F2212/222 Y02D10/13

    Abstract: Commands are provided for storing data in a plurality of different types of storage media, thereby eliminating the storage errors of important data and improving usability. A storage device comprises a host interface, a hard disk interface acting as an interface to a hard disk, a flash memory interface acting as an interface to a flash memory, a command analyzing section which analyzes the contents of a command inputted from the host interface, and a data write operation processing section which performs a data write operation on both of the hard disk and the flash memory when the command analyzed in the command analyzing section is a predetermined command for write-through acting as a command for writing data into a plurality of media.

    Abstract translation: 提供用于将数据存储在多种不同类型的存储介质中的命令,从而消除重要数据的存储错误并提高可用性。 存储装置包括主机接口,充当与硬盘的接口的硬盘接口,作为闪速存储器的接口的闪存接口,命令分析部,分析从主机接口输入的命令的内容 以及数据写入操作处理部分,当在命令分析部分中分析的命令是用于写入的预定命令时,对硬盘和闪速存储器执行数据写入操作,作为将数据写入到命令中的命令 多媒体。

    Storage device using nonvolatile cache memory and control method thereof
    240.
    发明申请
    Storage device using nonvolatile cache memory and control method thereof 失效
    使用非易失性缓存的存储设备及其控制方法

    公开(公告)号:US20070168608A1

    公开(公告)日:2007-07-19

    申请号:US11641825

    申请日:2006-12-20

    Abstract: A data process can be performed without lowering the data processing efficiency even when the sector length of the host device side is different from the sector length of the hard disk side. Partial data or whole data of a second data block which is based on a long sector defined on the hard disk side and surrounds the starting end and terminating end addresses of a first data block based on a host-defined sector is read from the hard disk and written to a flash memory before the data process using the flash memory as a cache is performed based on the command.

    Abstract translation: 即使当主机设备侧的扇区长度与硬盘侧的扇区长度不同时,也可以在不降低数据处理效率的情况下执行数据处理。 从基于主机定义的扇区的第一数据块的基于在硬盘侧限定的长扇区围绕起始端和终止终端地址的第二数据块的部分数据或整体数据从硬盘 并且在基于该命令执行使用闪速存储器作为高速缓存的数据处理之前将其写入闪速存储器。

Patent Agency Ranking