DRAM access command queuing structure
    21.
    发明申请
    DRAM access command queuing structure 有权
    DRAM访问命令排队结构

    公开(公告)号:US20060026342A1

    公开(公告)日:2006-02-02

    申请号:US10899937

    申请日:2004-07-27

    CPC classification number: G06F13/1642

    Abstract: Access arbiters are used to prioritize read and write access requests to individual memory banks in DRAM memory devices, particularly fast cycle DRAMs. This serves to optimize the memory bandwidth available for the read and the write operations by avoiding consecutive accesses to the same memory bank and by minimizing dead cycles. The arbiter first divides DRAM accesses into write accesses and read accesses. The access requests are divided into accesses per memory bank with a threshold limit imposed on the number of accesses to each memory bank. The write receive packets are rotated among the banks based on the write queue status. The status of the write queue for each memory bank may also be used for system flow control. The arbiter also typically includes the ability to determine access windows based on the status of the command queues, and to perform arbitration on each access window.

    Abstract translation: 访问仲裁器被用于将对DRAM存储器件,特别是快速循环DRAM中的各个存储体的读取和写入访问请求进行优先级排序。 这用于通过避免对同一存储体的连续访问并且通过最小化死循环来优化用于读取和写入操作的存储器带宽。 仲裁器首先将DRAM访问划分为写访问和读访问。 访问请求被划分为每个存储体的访问,并且对每个存储体的访问次数施加了阈值限制。 基于写入队列状态,写入接收数据包在存储体之间旋转。 每个存储体的写入队列的状态也可以用于系统流控制。 仲裁器还通常包括基于命令队列的状态来确定访问窗口的能力,并且在每个访问窗口上执行仲裁。

    Wafer alignment system
    22.
    发明授权
    Wafer alignment system 失效
    晶圆对准系统

    公开(公告)号:US06198535B1

    公开(公告)日:2001-03-06

    申请号:US09191328

    申请日:1998-11-13

    CPC classification number: G03F9/7084 G03F9/7015

    Abstract: A wafer alignment system aligns a wafer by checking the alignment marks formed on the back surface of the wafer. A number of guiding rays are used to determine the corresponding alignment mark on the back of the wafer to ensure that the wafer is properly aligned. The alignment system of the invention also includes a wafer stage and a fixed base, wherein the wafer stage and the fixed base contains a number of apertures that allow the guiding rays to pass through and strike on the alignment marks on the wafer.

    Abstract translation: 晶片对准系统通过检查形成在晶片背表面上的对准标记来对准晶片。 使用许多引导光线来确定晶片背面上的相应对准标记,以确保晶片正确对准。 本发明的对准系统还包括晶片台和固定基座,其中晶片台和固定基座包含允许引导光线通过并撞击晶片上的对准标记的多个孔。

    Exposure for performing synchronized off-axis alignment
    23.
    发明授权
    Exposure for performing synchronized off-axis alignment 有权
    用于执行同步离轴对准的曝光

    公开(公告)号:US6166392A

    公开(公告)日:2000-12-26

    申请号:US193220

    申请日:1998-11-16

    CPC classification number: G03F9/7011 G03F7/70358 G03F7/70733

    Abstract: An exposure has at least two wafer pads for holding wafers at the same time to perform different tasks including exposing a wafer, aligning a wafer, and loading or unloading a wafer synchronously. The exposure of the invention includes an exposing unit, a wafer supporting unit and a alignment beam scan unit. The wafer-supporting unit contains at least two wafer pads for holding wafers. The alignment beam scan unit contains an interferometer for detecting the interference patterns formed by the alignment beams and the alignment marks on the wafers. The tasks of aligning a wafer, and exposing a wafer, or loading/unloading a wafer can be performed on the wafers placed on each individual wafer pad synchronously.

    Abstract translation: 曝光具有至少两个用于同时保持晶片的晶片垫,以执行不同的任务,包括曝光晶片,对准晶片以及同步地加载或卸载晶片。 本发明的曝光包括曝光单元,晶片支撑单元和对准光束扫描单元。 晶片支撑单元包含至少两个用于保持晶片的晶片垫。 对准束扫描单元包含用于检测由对准光束形成的干涉图案和晶片上的对准标记的干涉仪。 可以对放置在每个单独的晶片垫上的晶片同步地执行对准晶片,暴露晶片或加载/卸载晶片的任务。

    Dual scheduling of work from multiple sources to multiple sinks using source and sink attributes to achieve fairness and processing efficiency
    27.
    发明授权
    Dual scheduling of work from multiple sources to multiple sinks using source and sink attributes to achieve fairness and processing efficiency 失效
    使用源和宿属性从多个源到多个宿的双重调度工作,以实现公平性和处理效率

    公开(公告)号:US08295305B2

    公开(公告)日:2012-10-23

    申请号:US12650174

    申请日:2009-12-30

    CPC classification number: H04L47/522 H04L47/6215

    Abstract: Assigning work, such as data packets, from a plurality of sources, such as data queues in a network processing device, to a plurality of sinks, such as processor threads in the network processing device is provided. In a given processing period, a source is selected in a manner that maintains fairness in the selection process. A corresponding sink is selected for the selected source based on processing efficiency. If, due to assignment constraints, no sink is available for the selected source, the selected source is retained for selection in the next scheduling period, to maintain fairness. In this case, to optimize efficiency, a most efficient currently available sink is identified and a source for providing work to that sink is selected.

    Abstract translation: 提供了诸如数据分组的工作,诸如诸如网络处理设备中的数据队列的多个源到网络处理设备中的诸如处理器线程的多个接收器。 在给定的处理期间,以选择过程中保持公平的方式选择源。 基于处理效率为所选择的源选择相应的接收器。 如果由于分配限制,所选择的源没有可用的接收器,所选择的源被保留用于在下一个调度周期中进行选择,以保持公平性。 在这种情况下,为了优化效率,识别出最有效的当前可用的接收器,并且选择用于向该接收器提供工作的源。

    DISPLAY MODULE AND MANUFACTURING METHOD THEREOF
    28.
    发明申请
    DISPLAY MODULE AND MANUFACTURING METHOD THEREOF 审中-公开
    显示模块及其制造方法

    公开(公告)号:US20120241774A1

    公开(公告)日:2012-09-27

    申请号:US13367847

    申请日:2012-02-07

    CPC classification number: G02F1/133308 G02F2001/133325

    Abstract: A display module and a manufacturing method thereof are provided. The display module comprises a casing, an optical element and a display panel. The casing has an upper portion. The optical element is disposed in the casing. The display panel comprises a color filter substrate and a thin film transistor substrate. The color filter substrate is located within and toward the casing. The thin film transistor substrate is connected to the color filter substrate and connected to the upper portion of the casing.

    Abstract translation: 提供了显示模块及其制造方法。 显示模块包括壳体,光学元件和显示面板。 壳体具有上部。 光学元件设置在壳体中。 显示面板包括滤色器基板和薄膜晶体管基板。 滤色器基板位于壳体内并朝向壳体。 薄膜晶体管基板连接到滤色器基板并连接到壳体的上部。

    DUAL SCHEDULING OF WORK FROM MULTIPLE SOURCES TO MULTIPLE SINKS USING SOURCE AND SINK ATTRIBUTES TO ACHIEVE FAIRNESS AND PROCESSING EFFICIENCY
    29.
    发明申请
    DUAL SCHEDULING OF WORK FROM MULTIPLE SOURCES TO MULTIPLE SINKS USING SOURCE AND SINK ATTRIBUTES TO ACHIEVE FAIRNESS AND PROCESSING EFFICIENCY 失效
    使用源和SINK属性从多个来源将多个工作阶段的工作重新排列成多个,以实现公平和处理效率

    公开(公告)号:US20110158254A1

    公开(公告)日:2011-06-30

    申请号:US12650174

    申请日:2009-12-30

    CPC classification number: H04L47/522 H04L47/6215

    Abstract: A method and apparatus for assigning work, such as data packets, from a plurality of sources, such as data queues in a network processing device, to a plurality of sinks, such as processor threads in the network processing device. In a given processing period, a source is selected in a manner that maintains fairness in the selection process. A corresponding sink is selected for the selected source based on processing efficiency. If, due to assignment constraints, no sink is available for the selected source, the selected source is retained for selection in the next scheduling period, to maintain fairness. In this case, to optimize efficiency, a most efficient currently available sink is identified and a source for providing work to that sink is selected.

    Abstract translation: 一种用于从多个源(例如网络处理设备中的数据队列)将诸如数据分组的工作分配给诸如网络处理设备中的处理器线程的多个接收器的方法和装置。 在给定的处理期间,以选择过程中保持公平的方式选择源。 基于处理效率为所选择的源选择相应的接收器。 如果由于分配限制,所选择的源没有可用的接收器,所选择的源被保留用于在下一个调度周期中进行选择,以保持公平性。 在这种情况下,为了优化效率,识别出最有效的当前可用的接收器,并且选择用于向该接收器提供工作的源。

    Assigning Work From Multiple Sources to Multiple Sinks Given Assignment Constraints
    30.
    发明申请
    Assigning Work From Multiple Sources to Multiple Sinks Given Assignment Constraints 失效
    将工作从多个源分配给多个接收器给定分配约束

    公开(公告)号:US20110158250A1

    公开(公告)日:2011-06-30

    申请号:US12650120

    申请日:2009-12-30

    CPC classification number: H04L49/9047

    Abstract: A method and apparatus for assigning work, such as data packets, from a plurality of sources, such as data queues in a network processing device, to a plurality of sinks, such as processor threads in the network processing device. In a given processing period, sinks that are available to receive work are identified and sources qualified to send work to the available sinks are determined taking into account any assignment constraints. A single source is selected from an overlap of the qualified sources and sources having work available. This selection may be made using a hierarchical source scheduler for processing subsets of supported sources simultaneously in parallel. A sink to which work from the selected source may be assigned is selected from available sinks qualified to receive work from the selected source.

    Abstract translation: 一种用于从多个源(例如网络处理设备中的数据队列)将诸如数据分组的工作分配给诸如网络处理设备中的处理器线程的多个接收器的方法和装置。 在给定的处理期间,确定可用于接收工作的接收器,并且考虑到任何分配约束来确定用于将工作发送到可用接收器的资源。 从具有可用工作的合格来源和源的重叠中选择单个来源。 可以使用用于并行同时处理所支持的源的子集的分级源调度器来进行该选择。 从可选择的来源可以分配工作的接收端从有资格从所选源接收工作的可用接收器中选择。

Patent Agency Ranking