中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

27 records (took 0.017 seconds)

    Circuit calibrating method and circuit calibrating system
    21.
    发明授权
    Circuit calibrating method and circuit calibrating system 有权
    电路校准方法和电路校准系统

    公开(公告)号：US09425812B2

    公开(公告)日：2016-08-23

    申请号：US14753036

    申请日：2015-06-29

    Applicant: PixArt Imaging Inc.

    Inventor： Hsiang-Wei Hwang ,  Yung-Hung Chen ,  Han-Chi Liu

    IPC: H03M1/10 ,  H03M1/12

    CPC classification number: H03M1/1028 ,  H03M1/10 ,  H03M1/12 ,  H03M1/66

    Abstract: A circuit calibrating method, applied to an ACS generating circuit, which comprises a plurality of ACS generating units and activates the ACS generating unit corresponding to different DCCs to generate difference ACSs. The circuit calibrating method comprises: (a) determining which one of the ACSs has a large difference from an ideal value thereof; (b) adjusting a number of the ACS generating units, which are activated by a DCC corresponding to the ACS acquired in the step (a), or a next stage of the DCC corresponding to the ACS acquired in the step (a); and (c) generating the ACS to a target circuit, according to the number of the ACS generating circuits adjusted in the step (b).

    Abstract translation: 一种应用于ACS生成电路的电路校准方法，其包括多个ACS生成单元，并且激活对应于不同DCC的ACS生成单元以生成差异ACS。 电路校准方法包括：（a）确定ACS中的哪一个与其理想值有很大差异; （b）调整由对应于步骤（a）中获取的ACS的DCC或与在步骤（a）中获取的ACS对应的DCC的下一级激活的ACS生成单元的数量; 以及（c）根据步骤（b）中调整的ACS发生电路的数量，将目标电路产生到目标电路。

    Logic circuit capable of preventing latch-up
    22.
    发明授权
    Logic circuit capable of preventing latch-up 有权

    公开(公告)号：US11688739B2

    公开(公告)日：2023-06-27

    申请号：US17206862

    申请日：2021-03-19

    Applicant: PixArt Imaging Inc.

    Inventor： Yung-Ju Wen ,  Han-Chi Liu ,  Hsin-You Ko

    IPC: H01L27/092

    CPC classification number: H01L27/0921

    Abstract: There is provided a logic circuit capable of preventing latch-up. The conducting of a parasitic SCR is prevented by doping an additional N+ active region in the N well region of a PMOS transistor and doping an additional P+ active region in the P well region of an NMOS transistor so as to prevent the occurrence of latch-up.

    EVENT DETECTION DEVICE
    25.
    发明申请
    EVENT DETECTION DEVICE 审中-公开

    公开(公告)号：US20200302151A1

    公开(公告)日：2020-09-24

    申请号：US16357354

    申请日：2019-03-19

    Applicant: PixArt Imaging Inc.

    Inventor： Han-Chang Lin ,  Han-Chi Liu ,  Yi-Cheng Chiu

    IPC: G06K9/00 ,  G08B13/14 ,  G08B13/196

    Abstract: An event detection device includes a sensor array and a processor. The sensor array is adapted to capture one image. The processor is electrically connected with the sensor array. The processor is adapted to identify if the captured image contains a specific pattern, and trigger an external device to determine whether the specific pattern matches a predetermined feature when the captured image contains the specific pattern.

    Image sensor and sensing pixel array for reading out charge of sensing signal and charge of reset signal of one sensing pixel unit after another
    26.
    发明授权
    Image sensor and sensing pixel array for reading out charge of sensing signal and charge of reset signal of one sensing pixel unit after another 有权

    公开(公告)号：US10062724B1

    公开(公告)日：2018-08-28

    申请号：US15697421

    申请日：2017-09-06

    Applicant: PixArt Imaging Inc.

    Inventor： Peng-Sheng Chen ,  Jui-Te Chiu ,  Han-Chi Liu

    IPC: H01L27/146 ,  H04N3/14

    Abstract: A sensing pixel array used in an image sensor includes sensing pixel units each including a photodiode, a row reset transistor, a buffer transistor, and a column control transistor at least. Photodiode converts light into a sensing signal. Row reset transistor is coupled to a reference reset signal and photodiode, and is controlled by a row reset signal. Buffer transistor is coupled to the output of photodiode to receive and buffer the sensing signal. Column control transistor is electrically connected to the control end or the output of the buffer transistor and is used as a switch which can be closed or open according to a column control signal to control whether to transfer charge of the reference reset signal to a capacitor when the row reset transistor becomes conductive.

    Digital imaging device with enhanced dynamic range and operating method thereof
    27.
    发明授权
    Digital imaging device with enhanced dynamic range and operating method thereof 有权

    公开(公告)号：US10044949B2

    公开(公告)日：2018-08-07

    申请号：US15070161

    申请日：2016-03-15

    Applicant: PIXART IMAGING INC.

    Inventor： Chien-Jung Chou ,  Han-Chi Liu ,  Wen-Cheng Yen

    IPC: H04N5/378 ,  H04N5/361 ,  H04N5/355

    Abstract: A digital imaging device including a sensor array, an analog front end and a digital back end. The sensor array is configured to output black pixel data and normal pixel data. The analog front end is configured to amplify the black pixel data and the normal pixel data with a gain, and calibrate the amplified black pixel data and the amplified normal pixel data with a calibration value. The digital back end is configured to digitize the amplified and calibrated black pixel data, calculate a data offset according to digital black pixel data, determine a dynamic adjust scale, calculate the calibration value according to the gain, the data offset and the dynamic adjust scale, and adjust the gain according to the dynamic adjust scale.

Patent Agency Ranking