-
公开(公告)号:US20230282749A1
公开(公告)日:2023-09-07
申请号:US18316541
申请日:2023-05-12
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Kuo-Cheng CHING , Kuan-Ting PAN , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L29/78 , H01L29/66 , H01L27/088 , H01L29/16 , H01L21/8234
CPC classification number: H01L29/785 , H01L29/66795 , H01L27/0886 , H01L29/16 , H01L29/1608 , H01L29/66545 , H01L21/823431
Abstract: A method includes forming a SiGe layer over a substrate. A silicon layer is formed over the SiGe layer. The silicon layer and the SiGe layer are patterned to form a fin structure over the substrate. The fin structure includes a remaining portion of the SiGe layer and a remaining portion of the silicon layer over the remaining portion of the SiGe layer. A semiconductive capping layer is formed to cover the fin structure. A top portion of the semiconductive capping layer and the remaining portion of the silicon layer are oxidized to form an oxide layer covering the fin structure.
-
公开(公告)号:US20230014998A1
公开(公告)日:2023-01-19
申请号:US17379936
申请日:2021-07-19
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Shi-Ning JU , Kuo-Cheng CHIANG , Chih-Hao WANG , Kuan-Lun CHENG , Guan-Lin CHEN , Kuan-Ting PAN
IPC: H01L29/786 , H01L29/06 , H01L29/423 , H01L29/66 , H01L21/8234
Abstract: A device includes a substrate, a first semiconductor channel over the substrate, a second semiconductor channel over the substrate and laterally offset from the first semiconductor channel, and a third semiconductor channel over the substrate and laterally offset from the second semiconductor channel. A first gate structure, a second gate structure, and a third gate structure are over and lateral surround the first, second, and third semiconductor channels, respectively. A first inactive fin is between the first gate structure and the second gate structure, and a second inactive fin is between the second gate structure and the third gate structure. A bridge conductor layer is over the first, second, and third gate structures, and the first and second inactive fins. A dielectric plug extends from an upper surface of the second inactive fin, through the bridge conductor layer, to at least an upper surface of the bridge conductor layer.
-
23.
公开(公告)号:US20230010502A1
公开(公告)日:2023-01-12
申请号:US17370843
申请日:2021-07-08
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Lung-Kun CHU , Mao-Lin HUANG , Chung-Wei HSU , Jia-Ni YU , Kuo-Cheng CHIANG , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L27/088 , H01L29/423 , H01L29/06 , H01L29/786 , H01L21/8234
Abstract: A method for processing an integrated circuit includes forming first and second gate all around transistors. The method forms a dipole oxide in the first gate all around transistor without forming the dipole oxide in the second gate all around transistor. This is accomplished by entirely removing an interfacial dielectric layer and a dipole-inducing layer from semiconductor nanosheets of the second gate all around transistor before redepositing the interfacial dielectric layer on the semiconductor nanosheets of the second gate all around transistor.
-
公开(公告)号:US20220302280A1
公开(公告)日:2022-09-22
申请号:US17806100
申请日:2022-06-09
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Chi-Yi CHUANG , Ching-Wei TSAI , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L29/51 , H01L27/092 , H01L29/78 , H01L29/66
Abstract: The present disclosure relates to a hybrid integrated circuit. In one implementation, an integrated circuit may have a first region with a first gate structure having a ferroelectric gate dielectric, at least one source associated with the first gate of the first region, and at least one drain associated with the first gate structure of the first region. Moreover, the integrated circuit may have a second region with a second gate structure having a high-κ gate dielectric, at least one source associated with the second gate structure of the second region, and at least one drain associated with the second gate structure of the second region. The integrated circuit may further have at least one trench isolation between the first region and the second region.
-
公开(公告)号:US20220157949A1
公开(公告)日:2022-05-19
申请号:US17649312
申请日:2022-01-28
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Lin-Yu HUANG , Li-Zhen YU , Chia-Hao CHANG , Cheng-Chi CHUANG , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L29/40 , H01L29/417 , H01L29/423 , H01L29/66 , H01L29/78
Abstract: Structures and methods that include a device such as a gate-all-around transistor formed on a frontside and a contact to one terminal of the device from the frontside of the structure and one terminal of the device from the backside of the structure. The backside contact may include selectively etching from the backside a first trench extending to expose a first source/drain structure and a second trench extending to a second source/drain structure. A conductive layer is deposited in the trenches and patterned to form a conductive via to the first source/drain structure.
-
公开(公告)号:US20220115498A1
公开(公告)日:2022-04-14
申请号:US17070717
申请日:2020-10-14
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Lung-Kun CHU , Mao-Lin HUANG , Chung-Wei HSU , Jia-Ni YU , Kuo-Cheng CHIANG , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L29/06 , H01L27/092 , H01L29/66 , H01L29/78 , H01L21/8234
Abstract: A device includes a substrate, and a first semiconductor channel over the substrate. The first semiconductor channel includes a first nanosheet of a first semiconductor material, a second nanosheet of a second semiconductor material in physical contact with a topside surface of the first nanosheet, and a third nanosheet of the second semiconductor material in physical contact with an underside surface of the first nanosheet. The first gate structure is over and laterally surrounding the first semiconductor channel, and in physical contact with the second nanosheet and the third nanosheet.
-
公开(公告)号:US20220093595A1
公开(公告)日:2022-03-24
申请号:US17027322
申请日:2020-09-21
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Kuan-Ting PAN , Kuo-Cheng CHIANG , Shi-Ning JU , Yi-Ruei JHAN , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L27/092 , H01L29/417 , H01L29/78 , H01L29/66 , H01L21/8238
Abstract: A semiconductor device structure, along with methods of forming such, are described. The structure includes a semiconductor fin including a first surface, a second surface opposite the first surface, a third surface connecting the first surface and the second surface, and a fourth surface opposite the third surface. The semiconductor device structure further includes a gate electrode layer disposed adjacent the first, third, and fourth surfaces of the semiconductor fin, a first source/drain epitaxial feature in contact with the semiconductor fin, and a first inner spacer disposed between the first source/drain epitaxial feature and the gate electrode layer. The first inner spacer is in contact with the first source/drain epitaxial feature, and the first inner spacer comprises a first material. The semiconductor device structure further includes a first spacer in contact with the first inner spacer, and the first spacer comprises a second material different from the first material.
-
公开(公告)号:US20220059678A1
公开(公告)日:2022-02-24
申请号:US16996781
申请日:2020-08-18
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Yi-Ruei JHAN , Kuan-Ting PAN , Kuo-Cheng CHIANG , Kuan-Lun CHENG , Chih-Hao WANG
IPC: H01L29/66 , H01L29/06 , H01L29/423 , H01L29/786 , H01L21/02 , H01L21/306 , H01L21/308
Abstract: The present disclosure provide a method for using a hard mask layer on a top surface of fin structures to form a fin-top mask layer. The fin-top mask layer can function as an etch stop for subsequent processes. Using the fin-top hard mask layer allows a thinner conformal dielectric layer to be used to protect semiconductor fins during the subsequent process, such as during etching of sacrificial gate electrode layer. Using a thinner conformal dielectric layer can reduce the pitch of fins, particularly for input/output devices.
-
公开(公告)号:US20220037318A1
公开(公告)日:2022-02-03
申请号:US17504211
申请日:2021-10-18
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Wang-Chun HUANG , Chih-Hao WANG , Ching-Wei TSAI , Kuan-Lun CHENG
IPC: H01L27/088 , H01L29/66 , H01L29/423 , H01L29/78 , H01L29/08 , H01L29/786 , H01L21/8234 , H01L21/02 , H01L21/308 , H01L21/306 , H01L29/06
Abstract: The present disclosure describes a method to form a fin field effect transistor (finFET) and a nano-sheet transistor on a substrate. The method can include forming first and second vertical structures over a substrate, where each of the first and the second vertical structures can include a buffer region and a first channel layer formed over the buffer region. The method can further include disposing a masking layer over the first channel layer of the first and second vertical structures, removing a portion of the first vertical structure to form a first recess, forming a second channel layer in the first recess, forming a second recess in the second channel layer, and disposing an insulating layer in the second recess.
-
公开(公告)号:US20210159311A1
公开(公告)日:2021-05-27
申请号:US16697647
申请日:2019-11-27
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Wen-Ting LAN , Guan-Lin CHEN , Shi-Ning JU , Kuo-Cheng CHIANG , Chih-Hao WANG , Ching-Wei TSAI , Kuan-Lun CHENG
IPC: H01L29/06 , H01L27/088 , H01L29/78 , H01L29/66 , H01L21/8234
Abstract: Semiconductor structures and method for manufacturing the same are provided. The method for manufacturing the semiconductor structure includes forming a first fin structure including first semiconductor material layers and second semiconductor material layers alternately stacked over a substrate and forming an isolation structure surrounding the first fin structure. The method for manufacturing the semiconductor structure also includes forming a first capping layer over the isolation structure and covering a top surface and sidewalls of the first fin structure and etching the isolation structure to form a first gap between the first capping layer and a top surface of the isolation structure. The method for manufacturing the semiconductor structure also includes forming a protection layer covering a sidewall of the first capping layer and filling in the first gap.
-
-
-
-
-
-
-
-
-