-
公开(公告)号:US10756217B2
公开(公告)日:2020-08-25
申请号:US16132879
申请日:2018-09-17
Applicant: Micron Technology, Inc.
Inventor: Haitao Liu , Yunfei Gao , Kamal M. Karda , Deepak Chandra Pandey , Sanh D. Tang , Litao Yang
IPC: H01L29/786 , H01L29/78 , H01L27/088
Abstract: Systems, apparatuses and methods related to access devices formed with conductive contacts are described. An example apparatus may include an access device that includes a field-effect transistor (FET). A vertical pillar may be formed to include a channel of the FET, with a portion of the vertical pillar formed between at least two gates of the FET (i.e., a multi-gate Fin-FET). A conductive contact may be coupled to a body region of the vertical pillar.
-
公开(公告)号:US20200027486A1
公开(公告)日:2020-01-23
申请号:US16040337
申请日:2018-07-19
Applicant: Micron Technology, Inc.
Inventor: Deepak Chandra Pandey , Si-Woo Lee
IPC: G11C5/10 , G11C11/401 , H01L27/108
Abstract: Some embodiments include an integrated assembly which has digit-line-contact-regions laterally spaced from one another by intervening regions. Non-conductive-semiconductor-material is over the intervening regions. Openings extend through the non-conductive-semiconductor-material to the digit-line-contact-regions. Conductive-semiconductor-material-interconnects are within the openings and are coupled with the digit-line-contact-regions. Upper surfaces of the conductive-semiconductor-material-interconnects are beneath a lower surface of the non-conductive-semiconductor-material. Metal-containing-digit-lines are over the non-conductive-semiconductor-material. Conductive regions extend downwardly from the metal-containing-digit-lines to couple with the conductive-semiconductor-material-interconnects. Some embodiments include methods of forming integrated assemblies.
-
公开(公告)号:US10269805B2
公开(公告)日:2019-04-23
申请号:US15895928
申请日:2018-02-13
Applicant: Micron Technology, Inc.
Inventor: Deepak Chandra Pandey , Haitao Liu , Chandra Mouli , Sanh D. Tang
IPC: G11C5/02 , G11C5/06 , H01L27/108 , H01L29/78
Abstract: Some embodiments include an apparatus having a transistor associated with a vertically-extending semiconductor pillar. The transistor includes an upper source/drain region within the vertically-extending semiconductor pillar, a lower source/drain region within the vertically-extending semiconductor pillar, and a channel region within the vertically-extending semiconductor pillar and between the upper and lower source/drain regions. The transistor also includes a gate along the channel region. A wordline is coupled with the gate of the transistor. A digit line is coupled with the lower source/drain region of the transistor. A programmable device is coupled with the upper source/drain region of the transistor. A body connection line is over the wordline and extends parallel to the wordline. The body connection line has a lateral edge that penetrates into the vertically-extending semiconductor material pillar. The body connection line is of a different composition than the semiconductor material pillar.
-
34.
公开(公告)号:US20190067475A1
公开(公告)日:2019-02-28
申请号:US16110217
申请日:2018-08-23
Applicant: Micron Technology, Inc.
Inventor: Haitao Liu , Guangyu Huang , Chandra V. Mouli , Akira Goda , Deepak Chandra Pandey , Kamal M. Karda
IPC: H01L29/78 , H01L29/10 , H01L29/08 , H01L29/24 , H01L29/423 , H01L29/267 , H01L27/11556 , H01L29/66 , H01L21/02 , H01L21/44 , H01L21/425
Abstract: A device includes a string driver comprising a channel region between a drain region and a source region. At least one of the channel region, the drain region, and the source region comprises a high band gap material. A gate region is adjacent and spaced from the high band gap material. The string driver is configured for high-voltage operation in association with an array of charge storage devices (e.g., 2D NAND or 3D NAND). Additional devices and systems (e.g., non-volatile memory systems) including the string drivers are disclosed, as are methods of forming the string drivers.
-
公开(公告)号:US10096551B2
公开(公告)日:2018-10-09
申请号:US15668053
申请日:2017-08-03
Applicant: Micron Technology, Inc.
Inventor: Deepak Chandra Pandey , Haitao Liu
IPC: H01L23/48 , H01L23/52 , H01L29/40 , H01L23/535 , H01L21/768 , H01L23/528 , H01L29/417 , H01L49/02 , H01L21/74 , H01L29/423
Abstract: An electronic component of integrated circuitry comprises a substrate comprising at least two terminals. Material of one of the terminals has an upper surface. A conductive via extends elevationally into the material of the one terminal. The conductive via extends laterally into the material of the one terminal under the upper surface of the one terminal. Material of the one terminal is above at least some of the laterally extending conductive via. Other embodiments, including method embodiments, are disclosed.
-
36.
公开(公告)号:US20170358532A1
公开(公告)日:2017-12-14
申请号:US15668053
申请日:2017-08-03
Applicant: Micron Technology, Inc.
Inventor: Deepak Chandra Pandey , Haitao Liu
IPC: H01L23/535 , H01L29/417 , H01L23/528 , H01L21/768 , H01L29/423
CPC classification number: H01L23/535 , H01L21/743 , H01L21/76816 , H01L21/76895 , H01L23/5283 , H01L28/00 , H01L29/41766 , H01L29/4236
Abstract: An electronic component of integrated circuitry comprises a substrate comprising at least two terminals. Material of one of the terminals has an upper surface. A conductive via extends elevationally into the material of the one terminal. The conductive via extends laterally into the material of the one terminal under the upper surface of the one terminal. Material of the one terminal is above at least some of the laterally extending conductive via. Other embodiments, including method embodiments, are disclosed.
-
公开(公告)号:US11527620B2
公开(公告)日:2022-12-13
申请号:US17317668
申请日:2021-05-11
Applicant: Micron Technology, Inc.
Inventor: Kamal M. Karda , Deepak Chandra Pandey , Haitao Liu , Richard J. Hill , Guangyu Huang , Yunfei Gao , Ramanathan Gandhi , Scott E. Sills
IPC: H01L29/267 , H01L29/786 , H01L27/108 , H01L29/207 , H01L29/08 , H01L29/16
Abstract: Some embodiments include an integrated assembly having a polycrystalline first semiconductor material, and having a second semiconductor material directly adjacent to the polycrystalline first semiconductor material. The second semiconductor material is of a different composition than the polycrystalline first semiconductor material. A conductivity-enhancing dopant is within the second semiconductor material. The conductivity-enhancing dopant is a neutral-type dopant relative to the polycrystalline first semiconductor material. An electrical gate is adjacent to a region of the polycrystalline first semiconductor material and is configured to induce an electric field within said region of the polycrystalline first semiconductor material. The gate is not adjacent to the second semiconductor material.
-
公开(公告)号:US20220068929A1
公开(公告)日:2022-03-03
申请号:US17007327
申请日:2020-08-31
Applicant: Micron Technology, Inc.
Inventor: Kamal M. Karda , Deepak Chandra Pandey , Litao Yang , Srinivas Pulugurtha , Yunfei Gao , Haitao Liu
IPC: H01L27/108 , H01L49/02 , H01L29/06 , H01L29/423 , H01L29/786 , H01L21/02 , H01L29/66
Abstract: Systems, methods and apparatus are provided for an array of vertically stacked memory cells having horizontally oriented access devices having a first source/drain region and a second source drain region separated by a channel region, and gates opposing the channel region, vertically oriented access lines coupled to the gates and separated from a channel region by a gate dielectric. The memory cells have horizontally oriented storage nodes coupled to the second source/drain region and horizontally oriented digit lines coupled to the first source/drain regions. In one example, an insulator material is formed on a surface of the first source/drain region and a conductor material formed on the insulator material to form a metal insulator semiconductor (MIS) interface between the horizontally oriented digit lines and the first source/drain regions of the horizontally oriented access devices.
-
公开(公告)号:US20220036927A1
公开(公告)日:2022-02-03
申请号:US17501940
申请日:2021-10-14
Applicant: Micron Technology, Inc.
Inventor: Naveen Kaushik , Fatma Arzum Simsek-Ege , Deepak Chandra Pandey
IPC: G11C5/06 , H01L27/108
Abstract: Some embodiments include an integrated assembly having a memory array, and having digit lines extending along a first direction through the memory array. Insulative spacers are along sidewalls of the digit lines. The insulative spacers extend continuously along the digit lines through the memory array. Conductive regions are laterally spaced from the digit lines by intervening regions. The conductive regions are configured as segments spaced apart from one another along the first direction. The intervening regions include regions of the insulative spacers and include void regions adjacent the regions of the insulative spacers. The void regions are configured as void-region-segments which are spaced apart from one another along the first direction by insulative structures. Storage-elements are associated with the conductive regions. Some embodiments include methods of forming integrated assemblies.
-
公开(公告)号:US20210265467A1
公开(公告)日:2021-08-26
申请号:US17317668
申请日:2021-05-11
Applicant: Micron Technology, Inc.
Inventor: Kamal M. Karda , Deepak Chandra Pandey , Haitao Liu , Richard J. Hill , Guangyu Huang , Yunfei Gao , Ramanathan Gandhi , Scott E. Sills
IPC: H01L29/267 , H01L29/786 , H01L27/108 , H01L29/207 , H01L29/08 , H01L29/16
Abstract: Some embodiments include an integrated assembly having a polycrystalline first semiconductor material, and having a second semiconductor material directly adjacent to the polycrystalline first semiconductor material. The second semiconductor material is of a different composition than the polycrystalline first semiconductor material. A conductivity-enhancing dopant is within the second semiconductor material. The conductivity-enhancing dopant is a neutral-type dopant relative to the polycrystalline first semiconductor material. An electrical gate is adjacent to a region of the polycrystalline first semiconductor material and is configured to induce an electric field within said region of the polycrystalline first semiconductor material. The gate is not adjacent to the second semiconductor material.
-
-
-
-
-
-
-
-
-