ENCODER, DECODER, ENCODING METHOD, AND DECODING METHOD

    公开(公告)号:US20220385902A1

    公开(公告)日:2022-12-01

    申请号:US17876925

    申请日:2022-07-29

    Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry in operation: determines whether the shape of a current chroma block to be split satisfies a first condition; generates one or more second candidates for a block partitioning method by eliminating one or more predetermined candidates from a plurality of first candidates for a block partitioning method when the current chroma block satisfies the first condition; selects a block partitioning method from among the one or more second candidates; and splits the current chroma block according to the block partitioning method selected.

    CONTROL METHOD, CONTROL DEVICE, AND RECORDING MEDIUM

    公开(公告)号:US20220383320A1

    公开(公告)日:2022-12-01

    申请号:US17886638

    申请日:2022-08-12

    Abstract: A control method according to the present disclosure is control method for controlling a first node that manages a first blockchain in a first distributed ledger in a system utilized to use a service object and including the first node and a plurality of second nodes that each manage a second blockchain in a second distributed ledger. The control method includes: obtaining first transaction data; determining whether a total number of second nodes, among the plurality of second nodes, that are capable of communication exceeds a predetermined value; and generating a first block containing the first transaction data only when the total number of second nodes that are capable of communication exceeds the predetermined value.

    Reception device and reception method

    公开(公告)号:US11515965B2

    公开(公告)日:2022-11-29

    申请号:US17729658

    申请日:2022-04-26

    Abstract: A reception device includes: a receiver that receives a multiplexed signal; a first demapper that demaps the multiplexed signal, with a second modulated symbol stream of a second data series being included in the multiplexed signal as an undefined signal component, to generate a first bit likelihood stream of a first data series; a second demapper that demaps the multiplexed signal, with a first modulated symbol stream of the first data series being included in the multiplexed signal as an undefined signal component, to generate a second bit likelihood stream of the second data series; a first decoder that performs error control decoding on the first bit likelihood stream to derive the first data series; and a second decoder that performs error control decoding on the second bit likelihood stream to derive the second data series.

    ENCODER, DECODER, ENCODING METHOD, AND DECODING METHOD

    公开(公告)号:US20220368935A1

    公开(公告)日:2022-11-17

    申请号:US17865659

    申请日:2022-07-15

    Abstract: A decoder that decodes a current block using a motion vector includes: a processor; and memory. Using the memory, the processor: derives a first candidate vector from one or more candidate vectors of one or more neighboring blocks that neighbor the current block; determines, in a first reference picture for the current block, a first adjacent region that includes a position indicated by the first candidate vector; calculates evaluation values of a plurality of candidate regions included in the first adjacent region; and determines a first motion vector of the current block, based on a first candidate region having a smallest evaluation value among the evaluation values. The first adjacent region is included in a first motion estimation region determined based on the position indicated by the first candidate vector.

    ENCODER, DECODER, ENCODING METHOD, AND DECODING METHOD

    公开(公告)号:US20220368929A1

    公开(公告)日:2022-11-17

    申请号:US17874731

    申请日:2022-07-27

    Abstract: An encoder includes circuitry and memory coupled to the circuitry. Given id indicating a lower temporal sublayer other than a highest temporal sublayer in temporal sublayers, the circuitry calculates a DPB output time [id] for a picture in the lower temporal sublayer. In doing so, the circuitry of the encoder subtracts a DPB output delta [id] provided for each of the temporal sublayers from a DPB output delay shared between the temporal sublayers, and given maxid indicating the highest temporal sublayer, calculates the DPB output delta [id] by subtracting a CPB removal delay [maxid] and an offset [id] from a CPB removal delay [id]. Next, the circuitry stores the offset [id] in a bitstream.

Patent Agency Ranking