REPURPOSABLE BUFFERS FOR TARGET PORT PROCESSING OF A DATA TRANSFER
    42.
    发明申请
    REPURPOSABLE BUFFERS FOR TARGET PORT PROCESSING OF A DATA TRANSFER 审中-公开
    用于数据传输的目标端口处理的可重用缓冲区

    公开(公告)号:US20170075625A1

    公开(公告)日:2017-03-16

    申请号:US15120826

    申请日:2014-02-24

    Abstract: A port processor to receive a read command in a target port. In response, use the target to process a data transfer that includes use of memory for the read transfer allocated by a storage array controller prior to receipt of the read command by the target port or while processing the data transfer and selectively mark such memory as repurposable. The port processor to receive a write command in the target port. In response to receipt of the write command, use the target to process a data transfer for the initiator associated with the write operation, wherein the process includes use of memory that the storage array controller pre-allocated or allocated based on receipt of the read command by the target port for the transfer to the storage array controller and marked as repurposable.

    Abstract translation: 端口处理器,用于在目标端口中接收读取命令。 作为响应,使用目标处理数据传输,包括在由目标端口接收到读取命令之前或在处理数据传输时选择性地标记存储器阵列控制器分配的读取传输的内存,并选择性地标记可重用的内存 。 端口处理器在目标端口中接收写命令。 响应于接收到写入命令,使用目标来处理与写入操作相关联的发起者的数据传输,其中该处理包括使用存储器,其中存储阵列控制器基于读取命令的接收而被预分配或分配 由目标端口转移到存储阵列控制器并标记为可重复使用。

    DETERMINING LENGTHS OF ACKNOWLEDGMENT DELAYS FOR I/O COMMANDS
    43.
    发明申请
    DETERMINING LENGTHS OF ACKNOWLEDGMENT DELAYS FOR I/O COMMANDS 审中-公开
    确定I / O命令的确认延迟的长度

    公开(公告)号:US20170038972A1

    公开(公告)日:2017-02-09

    申请号:US15305156

    申请日:2014-04-30

    Abstract: Example implementations relate to determining lengths of acknowledgment delays for input/output (I/O) commands. In example implementations, a length of an acknowledgment delay for a respective I/O command may be based on cache availability, and activity level of a drive at which the respective I/O command is directed, after the respective I/O command has been executed. Acknowledgments for respective I/O commands may be transmitted after respective periods of time equal to respective lengths of acknowledgment delays have elapsed.

    Abstract translation: 示例实现涉及确定用于输入/输出(I / O)命令的确认延迟的长度。 在示例实现中,相应I / O命令的确认延迟的长度可以基于各个I / O命令之后的高速缓存可用性和相应的I / O命令所针对的驱动器的活动级别 执行。 各个I / O命令的确认可以在等于相应的确认延迟的长度已经过去的各个时间段之后被发送。

    MESH TOPOLOGY STORAGE CLUSTER WITH AN ARRAY BASED MANAGER
    46.
    发明申请
    MESH TOPOLOGY STORAGE CLUSTER WITH AN ARRAY BASED MANAGER 审中-公开
    具有基于阵列管理器的MESH拓扑存储群集

    公开(公告)号:US20160196078A1

    公开(公告)日:2016-07-07

    申请号:US14915895

    申请日:2013-09-05

    Abstract: Example embodiments relate to a mesh topology storage cluster with art array based manager. The mesh topology storage may include a first pair of controller nodes to access a first storage volume, and a second pair of controller nodes to access a second storage volume. The mesh topology storage may include an array based manager (ABM) associated with the first pair of controller nodes to monitor paths to the first storage volume via the first pair of controller nodes and to monitor paths to the second storage volume via the second pair of controller nodes. The mesh topology storage may include a passive component associated with the second pair of controller nodes to route ABM-type communications of the second pair of controller nodes to the ABM.

    Abstract translation: 示例实施例涉及具有基于艺术阵列的管理器的网格拓扑存储集群。 网格拓扑存储可以包括用于访问第一存储卷的第一对控制器节点和用于访问第二存储卷的第二对控制器节点。 网格拓扑存储可以包括与第一对控制器节点相关联的基于阵列的管理器(ABM),以经由第一对控制器节点监控到第一存储卷的路径,并且经由第二对控制器节点来监控到第二存储卷的路径 控制器节点。 网格拓扑存储可以包括与第二对控制器节点相关联的无源组件,以将第二对控制器节点的ABM类型通信路由到ABM。

Patent Agency Ranking