DYNAMIC LANE REALLOCATION BASED ON BANDWIDTH NEEDS

    公开(公告)号:US20240146005A1

    公开(公告)日:2024-05-02

    申请号:US18050852

    申请日:2022-10-28

    CPC classification number: H01R24/20 H01R24/60 H01R2107/00

    Abstract: Systems and methods for dynamic lane reallocation based on bandwidth needs are disclosed. In one aspect, dynamic repurposing of low-speed lanes for creation of a high-speed lane on a communication bus is disclosed. The repurposed low-speed lanes may be used to support a symmetrical high-speed link or an asymmetrical high-speed link. Further changes are provided to shield conductors in a cable to assist in preventing crosstalk or unwanted electromagnetic emissions. The addition of such a dynamic high-speed lane may assist in data transfer for data intensive use cases.

    Legacy-compatible 8-bit addressing on RFFE bus for increased device connections

    公开(公告)号:US11256637B2

    公开(公告)日:2022-02-22

    申请号:US16829163

    申请日:2020-03-25

    Abstract: Systems, methods, and apparatus increase the number of slave devices that can be connected to a serial bus. The bus protocol may be an RFFE protocol, an SPMI protocol, an I3C protocol or another protocol usable on a serial bus. In various aspects of the disclosure, a method performed at a device coupled to a serial bus includes receiving a first datagram at a slave device coupled to a serial bus, where the first datagram includes a 4-bit broadcast address indicative of a broadcast datagram, a first command directed to an invalid register address, and a payload, determining an encapsulation protocol associated with the invalid register address, and responding to a second command carried in the payload when an 8-bit slave address in the payload matches an 8-bit slave identifier allocated to the slave device.

    I3C single data rate write flow control

    公开(公告)号:US11023408B2

    公开(公告)日:2021-06-01

    申请号:US16405637

    申请日:2019-05-07

    Abstract: Systems, methods, and apparatus for communication over a serial bus in accordance with an I3C protocol are described that enable a slave device to request that a bus master device terminate a write transaction with the slave device. The serial bus may be operated according to an I3C single data rate protocol. In various aspects of the disclosure, a method performed at a master device coupled to a serial bus includes initiating a write transaction between the master device and a slave device, where the write transaction includes a plurality of data frames, and at least one data frame is configured with a transition bit in place of a parity bit. The method may include terminating the write transaction when the slave device drives a data line of the serial bus while receiving the transition bit.

    Function-specific communication on a multi-drop bus for coexistence management

    公开(公告)号:US10572410B2

    公开(公告)日:2020-02-25

    申请号:US16193853

    申请日:2018-11-16

    Abstract: Systems, methods, and apparatus are described that provide for communicating coexistence messages over a multi-drop serial bus. A data communication method includes configuring a common memory map at each of a plurality of devices coupled to a serial bus, receiving at a first device coupled to the serial bus, first coexistence information directed to a second device coupled to the serial bus, generating at the first device, a coexistence message that includes the first coexistence information, and transmitting the coexistence message to the second device over the serial bus. The first coexistence information in the coexistence message may be addressed to a location in the common memory map calculated based on a destination address associated with the first coexistence information and a unique identifier of the first device.

Patent Agency Ranking