中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

129 records (took 0.028 seconds)

    Motion vector difference coding extension for enhancement layer
    61.
    发明授权
    Motion vector difference coding extension for enhancement layer 有权
    增强层的运动矢量差分编码扩展

    公开(公告)号：US09338452B2

    公开(公告)日：2016-05-10

    申请号：US13934542

    申请日：2013-07-03

    Applicant: QUALCOMM Incorporated

    Inventor： Krishnakanth Rapaka ,  Jianle Chen ,  Marta Karczewicz

    IPC: H04N19/523 ,  H04N19/52 ,  H04N19/51 ,  H04N19/30 ,  H04N19/59

    CPC classification number: H04N19/51 ,  H04N19/30 ,  H04N19/52 ,  H04N19/523 ,  H04N19/59

    Abstract: An apparatus for coding video information according to certain aspects includes a memory unit and a processor in communication with the memory unit. The memory unit stores difference video information associated with a difference video layer of pixel information derived from a difference between an enhancement layer and a corresponding base layer of the video information. The processor determines pixel accuracy of motion predictor information, determines a motion vector based on the pixel accuracy of the motion predictor information, and determines a value of a video unit based at least in part on the motion vector.

    Abstract translation: 根据某些方面的用于编码视频信息的装置包括存储器单元和与存储器单元通信的处理器。 存储单元存储与视频信息的增强层和对应的基本层之间的差异导出的像素信息的差异视频层相关联的差分视频信息。 处理器确定运动预测器信息的像素精度，基于运动预测器信息的像素精度确定运动矢量，并且至少部分地基于运动矢量确定视频单元的值。

    INTRA BC AND INTER UNIFICATION
    62.
    发明申请
    INTRA BC AND INTER UNIFICATION 有权
    INTRA BC和INTER UNI

    公开(公告)号：US20160100189A1

    公开(公告)日：2016-04-07

    申请号：US14876699

    申请日：2015-10-06

    Applicant: QUALCOMM Incorporated

    Inventor： Chao Pang ,  Ye-Kui Wang ,  Krishnakanth Rapaka ,  Vadim Seregin ,  Marta Karczewicz

    IPC: H04N19/593 ,  H04N19/176 ,  H04N19/44 ,  H04N19/186 ,  H04N19/513 ,  H04N19/70

    CPC classification number: H04N19/593 ,  H04N19/176 ,  H04N19/186 ,  H04N19/44 ,  H04N19/513 ,  H04N19/52 ,  H04N19/70

    Abstract: In general, the disclosure describes techniques related to block vector coding for Intra Block Copy and Inter modes. In one example, the disclosure is directed to a video coding device comprising a memory configured to store video data and one or more processors. The video coding device is configured to determine a reference picture used for coding the current video block and determine a picture order count (POC) value for the reference picture. In response to the POC value for the reference picture being equal to a POC value for a current picture that includes the current video block, the video coding device sets a value of a syntax element to indicate that a reference picture list includes the current picture. Otherwise, the video coding device sets the value of the syntax element to indicate that the reference picture list does not include the current picture.

    Abstract translation: 通常，本公开描述了与块内复制和帧间模式的块向量编码有关的技术。 在一个示例中，本公开涉及一种视频编码设备，包括被配置为存储视频数据的存储器和一个或多个处理器。 视频编码装置被配置为确定用于对当前视频块进行编码的参考图像，并且确定参考图像的图像顺序计数（POC）值。 响应于参考图像的POC值等于包括当前视频块的当前图像的POC值，视频编码装置设置语法元素的值以指示参考图片列表包括当前图片。 否则，视频编码装置设置语法元素的值，以指示参考图片列表不包括当前图片。

    Parallel processing for video coding
    63.
    发明授权
    Parallel processing for video coding 有权
    并行处理视频编码

    公开(公告)号：US09294776B2

    公开(公告)日：2016-03-22

    申请号：US14196538

    申请日：2014-03-04

    Applicant: QUALCOMM Incorporated

    Inventor： Krishnakanth Rapaka ,  Xiang Li ,  Jianle Chen ,  Ye-Kui Wang ,  Wei Pu

    IPC: H04N7/12 ,  H04N19/17 ,  H04N19/50 ,  H04N19/503 ,  H04N19/70 ,  H04N19/80 ,  H04N19/82 ,  H04N19/33 ,  H04N19/436

    CPC classification number: H04N19/17 ,  H04N19/33 ,  H04N19/436 ,  H04N19/50 ,  H04N19/503 ,  H04N19/70 ,  H04N19/80 ,  H04N19/82

    Abstract: In one example, a device for coding video data includes a video coder configured to code, for a tile of an enhancement layer picture, data indicating a number of tiles in a base layer picture that need to be coded before the tile of the enhancement layer picture can be coded, code tiles of the base layer picture corresponding to the number of tiles, and, after coding the tiles of the base layer picture, code the tile of the enhancement layer picture substantially in parallel with at least one other tile in the base layer picture.

    Abstract translation: 在一个示例中，用于编码视频数据的设备包括：视频编码器，被配置为针对增强层图像的块编码指示在增强层的平铺之前需要被编码的基本层图像中的瓦片的数量的数据 可以对图像进行编码，对应于瓦片数量的基本图层图像的代码图块，并且在对基本图层图像的图块进行编码之后，将增强层图像的图块基本上与至少一个其它图块并行地编码 基层图片。

    Intra mode extensions for difference domain intra prediction
    64.
    发明授权
    Intra mode extensions for difference domain intra prediction 有权
    用于差分域内预测的内部模式扩展

    公开(公告)号：US09277212B2

    公开(公告)日：2016-03-01

    申请号：US13935402

    申请日：2013-07-03

    Applicant: QUALCOMM Incorporated

    Inventor： Krishnakanth Rapaka ,  Jianle Chen ,  Marta Karczewicz

    IPC: H04N7/12 ,  H04N7/16 ,  H04N19/103 ,  H04N19/176 ,  H04N19/70 ,  H04N19/147 ,  H04N19/46 ,  H04N19/30 ,  H04N19/196 ,  H04N19/593 ,  H04N19/11 ,  H04N19/187

    CPC classification number: H04N19/103 ,  H04N19/11 ,  H04N19/147 ,  H04N19/176 ,  H04N19/187 ,  H04N19/196 ,  H04N19/30 ,  H04N19/46 ,  H04N19/593 ,  H04N19/70

    Abstract: An apparatus for coding video information according to certain aspects includes a memory unit and a processor in communication with the memory unit. The memory unit stores difference video information associated with a difference video layer of pixel information derived from a difference between an enhancement layer and a corresponding base layer of the video information. The processor determines a DC prediction value for a video unit associated with the difference video layer while refraining from using pixel information from a neighboring area of the video unit, wherein the DC prediction value is equal to zero or is offset by an offset value. The DC prediction value is a prediction value used in intra prediction based at least on an average of neighboring video units of the video unit. The processor further determines a value of the video unit based at least in part on the DC prediction value.

    Abstract translation: 根据某些方面的用于编码视频信息的装置包括存储器单元和与存储器单元通信的处理器。 存储单元存储与视频信息的增强层和对应的基本层之间的差异导出的像素信息的差异视频层相关联的差分视频信息。 处理器在禁止使用来自视频单元的相邻区域的像素信息的同时，确定与差分视频层相关联的视频单元的DC预测值，其中DC预测值等于零或被偏移值偏移。 DC预测值是至少基于视频单元的相邻视频单元的平均值在帧内预测中使用的预测值。 处理器还至少部分地基于DC预测值来确定视频单元的值。

    PARTITIONING SCHEMES IN MULTI-LAYER VIDEO CODING
    66.
    发明申请
    PARTITIONING SCHEMES IN MULTI-LAYER VIDEO CODING 有权
    多层视频编码中的分区方案

    公开(公告)号：US20150319449A1

    公开(公告)日：2015-11-05

    申请号：US14700982

    申请日：2015-04-30

    Applicant: QUALCOMM Incorporated

    Inventor： Adarsh Krishnan Ramasubramonian ,  Ye-Kui Wang ,  Fnu Hendry ,  Krishnakanth Rapaka

    IPC: H04N19/44 ,  H04N19/48

    CPC classification number: H04N21/4516 ,  H04N19/127 ,  H04N19/157 ,  H04N19/187 ,  H04N19/29 ,  H04N19/30 ,  H04N19/39 ,  H04N19/436 ,  H04N19/44 ,  H04N19/48 ,  H04N19/66 ,  H04N19/70 ,  H04N19/85 ,  H04N21/234327 ,  H04N21/816

    Abstract: A video decoder is configured to decode a bitstream that comprises an encoded representation of video data. As part of decoding the bitstream, the video decoder obtains, from the bitstream, one or more syntax elements indicating one or more partitioning schemes. For each respective partitioning scheme of the one or more partitioning schemes, the respective partitioning scheme specifies a respective set of disjoint partitions whose union forms an output layer set. Each respective partition of the respective set of disjoint partitions contains one or more of the layers. The video decoder is further configured to decode each of the partitions of a particular partitioning scheme using different processing cores in a plurality of hardware cores, the particular partitioning scheme being one of the one or more partitioning schemes.

    Abstract translation: 视频解码器被配置为对包括视频数据的编码表示的比特流进行解码。 作为对比特流进行解码的一部分，视频解码器从比特流获得指示一个或多个分割方案的一个或多个语法元素。 对于一个或多个分区方案的每个相应的分区方案，相应的分区方案指定相互组合的不相交分区，其组合形成输出层集合。 相应组的不相交分区的每个相应分区包含一个或多个层。 视频解码器还被配置为使用多个硬件核心中的不同处理核心对特定分区方案的每个分区进行解码，该特定分区方案是一个或多个分区方案之一。

    PARALLEL PROCESSING FOR VIDEO CODING
    69.
    发明申请
    PARALLEL PROCESSING FOR VIDEO CODING 有权
    并行处理视频编码

    公开(公告)号：US20140254669A1

    公开(公告)日：2014-09-11

    申请号：US14196538

    申请日：2014-03-04

    Applicant: QUALCOMM Incorporated

    Inventor： Krishnakanth Rapaka ,  Xiang Li ,  Jianle Chen ,  Ye-Kui Wang ,  Wei Pu

    IPC: H04N19/503

    CPC classification number: H04N19/17 ,  H04N19/33 ,  H04N19/436 ,  H04N19/50 ,  H04N19/503 ,  H04N19/70 ,  H04N19/80 ,  H04N19/82

    Abstract: In one example, a device for coding video data includes a video coder configured to code, for a tile of an enhancement layer picture, data indicating a number of tiles in a base layer picture that need to be coded before the tile of the enhancement layer picture can be coded, code tiles of the base layer picture corresponding to the number of tiles, and, after coding the tiles of the base layer picture, code the tile of the enhancement layer picture substantially in parallel with at least one other tile in the base layer picture.

    Abstract translation: 在一个示例中，用于编码视频数据的设备包括：视频编码器，被配置为针对增强层图像的块编码指示在增强层的平铺之前需要被编码的基本层图像中的瓦片的数量的数据 可以对图像进行编码，对应于瓦片数量的基本图层图像的代码图块，并且在对基本图层图像的图块进行编码之后，将增强层图像的图块基本上与至少一个其它图块并行地编码 基层图片。

    MULTI-TYPE PARALLELIZED SAMPLE ADAPTIVE OFFSET IN VIDEO CODING
    70.
    发明申请
    MULTI-TYPE PARALLELIZED SAMPLE ADAPTIVE OFFSET IN VIDEO CODING 审中-公开
    多种类型并行样本自适应偏移视频编码

    公开(公告)号：US20140177704A1

    公开(公告)日：2014-06-26

    申请号：US14134765

    申请日：2013-12-19

    Applicant: QUALCOMM Incorporated

    Inventor： Wei Pu ,  Jianle Chen ,  Krishnakanth Rapaka ,  In Suk Chong ,  Marta Karczewicz

    IPC: H04N19/132 ,  H04N19/117 ,  H04N19/186 ,  H04N19/44 ,  H04N19/17

    Abstract: In general, techniques are described for performing multiple passes of sample adaptive offset (SAO) filtering when coding video data. A video decoding device comprising one or more processors may perform the techniques. The processors may determine a first SAO pixel classification for a block of video data and determine a first offset value based on the first SAO pixel classification and one or more pixel values of the block. The one or more processors may also determine a second SAO pixel classification for the block and determine a second offset value based on the second SAO pixel classification and the one or more pixel values of block of video data. The processors may then apply the first offset value and the second offset value to the block of video data to generate a block of SAO filtered video data.

    Abstract translation: 通常，描述了在编码视频数据时执行采样自适应偏移（SAO）滤波的多次通过的技术。 包括一个或多个处理器的视频解码装置可以执行这些技术。 处理器可以确定视频数据块的第一SAO像素分类，并且基于第一SAO像素分类和块的一个或多个像素值来确定第一偏移值。 一个或多个处理器还可以确定块的第二SAO像素分类，并且基于第二SAO像素分类和视频数据块的一个或多个像素值来确定第二偏移值。 然后，处理器可以将第一偏移值和第二偏移值应用于视频数据块，以产生SAO滤波视频数据块。

Patent Agency Ranking