利索-全球专利检索

  1. Login
  2. Sign Up

Search Results

3 records (took 0.009 seconds)

    Efficient memory translator with variable size cache line coverage
    1.
    发明授权
    Efficient memory translator with variable size cache line coverage 有权
    高效的内存翻译器，具有可变大小的缓存线路覆盖

    公开(公告)号：US08341380B2

    公开(公告)日：2012-12-25

    申请号：US12851483

    申请日：2010-08-05

    Applicant: James Leroy Deming ,  Mark Allen Mosley ,  William Craig McKnight ,  Emmett M. Kilgrariff ,  Steven E. Molnar ,  Colyn Scott Case

    Inventor： James Leroy Deming ,  Mark Allen Mosley ,  William Craig McKnight ,  Emmett M. Kilgrariff ,  Steven E. Molnar ,  Colyn Scott Case

    IPC: G06F12/00 ,  G06F13/00

    CPC classification number: G06F12/1027 ,  G06F2212/401 ,  G06F2212/652 ,  G06F2212/684

    Abstract: One embodiment of the present invention sets forth a system and method for supporting high-throughput virtual to physical address translation using compressed TLB cache lines with variable address range coverage. The amount of memory covered by a TLB cache line depends on the page size and page table entry (PTE) compression level. When a TLB miss occurs, a cache line is allocated with an assumed address range that may be larger or smaller than the address range of the PTE data actually returned. Subsequent requests that hit a cache line with a fill pending are queued until the fill completes. When the fill completes, the cache line's address range is set to the address range of the PTE data returned. Queued requests are replayed and any that fall outside the actual address range are reissued, potentially generating additional misses and fills.

    Abstract translation: 本发明的一个实施例阐述了一种使用具有可变地址范围覆盖的压缩TLB高速缓存行来支持高吞吐量虚拟到物理地址转换的系统和方法。 TLB缓存行覆盖的内存量取决于页面大小和页表项（PTE）压缩级别。 当发生TLB未命中时，分配具有可能大于或小于实际返回的PTE数据的地址范围的假定地址范围的高速缓存行。 后续请求命中一个填充待处理的缓存行排队等待填充完成。 当填充完成时，缓存行的地址范围设置为返回的PTE数据的地址范围。 排队的请求被重播，任何落在实际地址范围之外的任何地址将被重新发布，潜在地产生额外的未命中和填充。

    EFFICIENT MEMORY TRANSLATOR WITH VARIABLE SIZE CACHE LINE COVERAGE
    3.
    发明申请
    EFFICIENT MEMORY TRANSLATOR WITH VARIABLE SIZE CACHE LINE COVERAGE 有权
    高效的内存翻译器，具有可变尺寸的高速缓存线路覆盖

    公开(公告)号：US20110072235A1

    公开(公告)日：2011-03-24

    申请号：US12851483

    申请日：2010-08-05

    Applicant: James Leroy Deming ,  Mark Allen Mosley ,  William Craig McKnight ,  Emmett M. Kilgrariff ,  Steven E. Molnar ,  Colyn Scott Case

    Inventor： James Leroy Deming ,  Mark Allen Mosley ,  William Craig McKnight ,  Emmett M. Kilgrariff ,  Steven E. Molnar ,  Colyn Scott Case

    IPC: G06F12/10 ,  G06F12/00

    CPC classification number: G06F12/1027 ,  G06F2212/401 ,  G06F2212/652 ,  G06F2212/684

    Abstract: One embodiment of the present invention sets forth a system and method for supporting high-throughput virtual to physical address translation using compressed TLB cache lines with variable address range coverage. The amount of memory covered by a TLB cache line depends on the page size and page table entry (PTE) compression level. When a TLB miss occurs, a cache line is allocated with an assumed address range that may be larger or smaller than the address range of the PTE data actually returned. Subsequent requests that hit a cache line with a fill pending are queued until the fill completes. When the fill completes, the cache line's address range is set to the address range of the PTE data returned. Queued requests are replayed and any that fall outside the actual address range are reissued, potentially generating additional misses and fills.

    Abstract translation: 本发明的一个实施例阐述了一种使用具有可变地址范围覆盖的压缩TLB高速缓存行来支持高吞吐量虚拟到物理地址转换的系统和方法。 TLB缓存行覆盖的内存量取决于页面大小和页表项（PTE）压缩级别。 当发生TLB未命中时，分配具有可能大于或小于实际返回的PTE数据的地址范围的假定地址范围的高速缓存行。 后续请求命中一个填充待处理的缓存行排队等待填充完成。 当填充完成时，缓存行的地址范围设置为返回的PTE数据的地址范围。 排队的请求被重播，任何落在实际地址范围之外的任何地址将被重新发布，潜在地产生额外的未命中和填充。

Patent Agency Ranking