中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

12 records (took 0.014 seconds)

    Multi-mode class-D amplifiers
    1.
    发明申请
    Multi-mode class-D amplifiers 审中-公开
    多模D类放大器

    公开(公告)号：US20070229159A1

    公开(公告)日：2007-10-04

    申请号：US11728883

    申请日：2007-03-27

    Applicant: Jagadeesh Krishnan ,  Paul H. Fontaine

    Inventor： Jagadeesh Krishnan ,  Paul H. Fontaine

    IPC: H03F3/45

    CPC classification number: H03F3/217 ,  H03F1/32 ,  H03F3/2173 ,  H03F3/45475 ,  H03F2200/331 ,  H03F2200/351 ,  H03F2203/45594

    Abstract: Multi-mode class-D amplifiers are disclosed. An example multi-mode class-D amplifier circuit having an analog input and a digital input disclosed herein comprises a single-mode class-D amplifier having an amplifier input, a smoothing filter having a filter input and a filter output, wherein the filter output is electronically coupled to the amplifier input, and a multiplexer electronically coupled to the filter input to select between at least one of the analog input and the digital input of the multi-mode class-D amplifier circuit.

    Abstract translation: 公开了多模D类放大器。 具有本文公开的模拟输入和数字输入的示例性多模D类放大器电路包括具有放大器输入的单模D类放大器，具有滤波器输入和滤波器输出的平滑滤波器，其中滤波器输出 电子耦合到放大器输入，以及多路复用器，电连接到滤波器输入端，以在多模D类放大器电路的模拟输入和数字输入中的至少一个之间进行选择。

    Class-D amplifier system
    2.
    发明授权
    Class-D amplifier system 有权

    公开(公告)号：US07262658B2

    公开(公告)日：2007-08-28

    申请号：US11193867

    申请日：2005-07-29

    Applicant: Srinath Mathur Ramaswamy ,  Jagadeesh Krishnan ,  Gangadhar Burra

    Inventor： Srinath Mathur Ramaswamy ,  Jagadeesh Krishnan ,  Gangadhar Burra

    IPC: H03F3/217

    CPC classification number: H03F3/217 ,  H03F1/30 ,  H03F1/34 ,  H03F3/2173 ,  H03F2200/261 ,  H03F2200/331 ,  H03F2200/351

    Abstract: A Class-D amplifier system may include an input stage that includes an Nth order filter, where N>1. The input stage filters an input signal to provide a filtered output signal, an input of the input stage being configured to receive the input signal as a digital pulse-width-modulated (PWM) signal. A comparator provides a quantized output signal based on the filtered output signal. An output stage is connected between a first voltage rail and a second voltage rail. The output stage provides a switching output signal at an output that varies between the first voltage rail and the second voltage rail based on the quantized output signal. A feedback path connects the output of the output stage with the input of the input stage, such that the Nth order filter compensates for variations in at least one of the first voltage rail and the second voltage rail.

    COMMON-MODE TECHNIQUE FOR A DIGITAL I/P CLASS D LOOP
    6.
    发明申请
    COMMON-MODE TECHNIQUE FOR A DIGITAL I/P CLASS D LOOP 有权
    用于数字I / P类D循环的通用模式技术

    公开(公告)号：US20070279126A1

    公开(公告)日：2007-12-06

    申请号：US11422509

    申请日：2006-06-06

    Applicant: Jagadeesh Krishnan ,  Srinath M. Ramaswamy ,  Gangadhar Burra

    Inventor： Jagadeesh Krishnan ,  Srinath M. Ramaswamy ,  Gangadhar Burra

    IPC: H03F3/38

    CPC classification number: H03F3/2173 ,  H03F1/34 ,  H03F2200/351

    Abstract: A closed loop amplifier adapted to be directly connected to a battery having a battery voltage for powering the amplifier. The amplifier includes an amplifier stage having a node for receiving a control voltage for controlling a common mode voltage of the stage, a digital voltage indicator for generating a digital value corresponding to the battery voltage, and a common mode voltage supply providing the control voltage corresponding to the digital value.In a preferred embodiment, a Class-D amplifier is powered by a power supply providing power by way of a power supply voltage node and a ground node, the amplifier having improved common-mode voltage control. A first integrator stage receives an input signal and provides an output signal, the integrator stage having a first common-mode reference voltage applied thereto for control of the common-mode voltage of the integrator stage. A second integrator stage receives an input signal and provides an output signal, the integrator stage having a second common-mode reference voltage applied thereto for control of the common-mode voltage of the integrator stage. A comparator stage receives the output of the first integrator stage and the output of the second integrator stage and provides an output signal corresponding to the difference between them. An output stage provides an output of the amplifier. A digital voltage indicator generates a digital value corresponding to the voltage at the power supply voltage node, while a common-mode voltage supply provides the first common-mode reference voltage corresponding to the digital value.

    Abstract translation: 适于直接连接到具有用于为放大器供电的电池电压的电池的闭环放大器。 放大器包括放大器级，具有用于接收用于控制级的共模电压的控制电压的节点，用于产生对应于电池电压的数字值的数字电压指示器，以及提供相应的控制电压的共模电压电源 到数字值。 在优选实施例中，D类放大器由通过电源电压节点和接地节点提供功率的电源供电，该放大器具有改进的共模电压控制。 第一积分器级接收输入信号并提供输出信号，积分器级具有施加到其上的第一共模参考电压以用于控制积分器级的共模电压。 第二积分器级接收输入信号并提供输出信号，积分器级具有施加到其上的第二共模参考电压，用于控制积分器级的共模电压。 比较器级接收第一积分器级的输出和第二积分器级的输出，并提供对应于它们之间的差的输出信号。 输出级提供放大器的输出。 数字电压指示器产生对应于电源电压节点处的电压的数字值，而共模电压电源提供对应于数字值的第一共模参考电压。

    Class-D amplifier system
    7.
    发明申请
    Class-D amplifier system 有权
    D类放大器系统

    公开(公告)号：US20070024365A1

    公开(公告)日：2007-02-01

    申请号：US11193867

    申请日：2005-07-29

    Applicant: Srinath Ramaswamy ,  Jagadeesh Krishnan ,  Gangadhar Burra

    Inventor： Srinath Ramaswamy ,  Jagadeesh Krishnan ,  Gangadhar Burra

    IPC: H03F3/217

    CPC classification number: H03F3/217 ,  H03F1/30 ,  H03F1/34 ,  H03F3/2173 ,  H03F2200/261 ,  H03F2200/331 ,  H03F2200/351

    Abstract: A Class-D amplifier system may include an input stage that includes an Nth order filter, where N>1. The input stage filters an input signal to provide a filtered output signal, an input of the input stage being configured to receive the input signal as a digital pulse-width-modulated (PWM) signal. A comparator provides a quantized output signal based on the filtered output signal. An output stage is connected between a first voltage rail and a second voltage rail. The output stage provides a switching output signal at an output that varies between the first voltage rail and the second voltage rail based on the quantized output signal. A feedback path connects the output of the output stage with the input of the input stage, such that the Nth order filter compensates for variations in at least one of the first voltage rail and the second voltage rail.

    Abstract translation: D类放大器系统可以包括输入级，该输入级包括N≥1级的N次级滤波器。 输入级对输入信号进行滤波以提供经滤波的输出信号，输入级的输入被配置为接收输入信号作为数字脉宽调制（PWM）信号。 比较器基于滤波的输出信号提供量化的输出信号。 输出级连接在第一电压轨和第二电压轨之间。 输出级基于量化的输出信号在输出端提供在第一电压轨和第二电压轨之间变化的开关输出信号。 反馈路径将输出级的输出与输入级的输入相连，使得第N级阶滤波器补偿第一电压轨和第二电压轨中的至少一个的变化。

    Systems for pseudo-BD modulation
    8.
    发明申请
    Systems for pseudo-BD modulation 有权
    伪BD调制系统

    公开(公告)号：US20070024361A1

    公开(公告)日：2007-02-01

    申请号：US11193871

    申请日：2005-07-29

    Applicant: Jagadeesh Krishnan ,  Srinath Ramaswamy ,  Gangadhar Burra

    Inventor： Jagadeesh Krishnan ,  Srinath Ramaswamy ,  Gangadhar Burra

    IPC: H03F3/28

    CPC classification number: H03F3/68 ,  H03F3/2173 ,  H03F2200/165 ,  H03F2200/351 ,  H03F2200/459

    Abstract: An amplifier system in accordance with an aspect of the present invention comprises a switching amplifier that drives a load with a pulse-width modulated (PWM) output signal that varies between first and second rails based on a first control input signal, and a common mode supply that provides a switching signal that varies between third and fourth rails to maintain a common mode voltage of the load at a level that is between the first and second rails.

    Abstract translation: 根据本发明的一个方面的放大器系统包括开关放大器，其基于第一控制输入信号和第二控制输入信号在第一和第二轨道之间变化的脉冲宽度调制（PWM）输出信号驱动负载， 电源提供在第三和第四导轨之间变化的开关信号，以将负载的共模电压维持在第一和第二导轨之间的水平。

    METHODS AND APPARATUS TO DETECT AND OVER-CURRENT IN SWITCHING CIRCUITS
    10.
    发明申请
    METHODS AND APPARATUS TO DETECT AND OVER-CURRENT IN SWITCHING CIRCUITS 审中-公开
    在开关电路中检测和过流的方法和装置

    公开(公告)号：US20090097178A1

    公开(公告)日：2009-04-16

    申请号：US11871691

    申请日：2007-10-12

    Applicant: Jagadeesh Krishnan ,  Angelo W. Pereira ,  Rajkumar Jayaraman ,  Paul H. Fontaine

    Inventor： Jagadeesh Krishnan ,  Angelo W. Pereira ,  Rajkumar Jayaraman ,  Paul H. Fontaine

    IPC: H02H3/08

    CPC classification number: H03F3/2173 ,  H03F1/523 ,  H03F3/2171

    Abstract: Methods and apparatus to detect an over-current in switching circuits are described. An example method to detect an over-current in a switching circuit includes randomly selecting a sensor from a plurality of sensors operatively coupled to an output stage of the switching circuit; detecting a first voltage via the randomly selected sensor; and comparing the first voltage to a reference voltage to generate a signal, wherein the signal indicates a status of the output stage of the switching circuit.

    Abstract translation: 描述了检测开关电路中的过电流的方法和装置。 检测开关电路中的过电流的示例性方法包括从可操作地耦合到开关电路的输出级的多个传感器中随机选择传感器; 经由随机选择的传感器检测第一电压; 以及将所述第一电压与参考电压进行比较以产生信号，其中所述信号指示所述开关电路的输出级的状态。

Patent Agency Ranking