公开(公告)号：US5142633A

公开(公告)日：1992-08-25

申请号：US306846

申请日：1989-02-03

Applicant: John E. Murray ,  David B. Fite ,  Mark A. Firstenberg

Inventor： John E. Murray ,  David B. Fite ,  Mark A. Firstenberg

IPC: G06F9/30 ,  G06F9/318 ,  G06F9/38

CPC classification number: G06F9/30054 ,  G06F9/30149 ,  G06F9/30163 ,  G06F9/30167 ,  G06F9/30178 ,  G06F9/34 ,  G06F9/3816 ,  G06F9/3822 ,  G06F9/3824

Abstract: An instruction decoder generates implied specifiers for certain predefined instructions, and an operand processing unit preprocess most of the implied specifiers in the same fashion as express operand specifiers. For instructions having an implied autoincrement or autodecrement of the stack pointer, an implied read or write access type is assigned to the instruction and the decode logic is configured accordingly. When an opcode is decoded and is found to have an implied write specifier, a destination operand is created for autodecrementing the stack pointer. If an opcode is decoded and found to have an implied read specifier, a source operand is created for autoincrementing the stack pointer. A register or short literal specifier can be decoded simultaneously with the generation of the implied operand. Therefore some common instructions such as "PUSH Rx" can be decoded in a single cycle. The preprocessing of implied specifiers in addition permits more complex instructions such as "BSR DEST" to be executed in a single cycle. Conflicts created by the implied specifiers are handled in the same manner as conflicts for express specifiers. Moreover, by using the same data paths for both the implied specifiers and the express specifiers, and by inserting queues between the instruction unit and the execution unit, performance gains are realized for instructions having implied specifiers as well as just express specifiers.

公开(公告)号：US5167026A

公开(公告)日：1992-11-24

申请号：US306833

申请日：1989-02-03

Applicant: John E. Murray ,  David B. Fite ,  Mark A. Firstenberg ,  Lawrence O. Herman ,  Ronald M. Salett

Inventor： John E. Murray ,  David B. Fite ,  Mark A. Firstenberg ,  Lawrence O. Herman ,  Ronald M. Salett

IPC: G06F9/30 ,  G06F9/38

CPC classification number: G06F9/30167 ,  G06F9/30149 ,  G06F9/30163 ,  G06F9/30178 ,  G06F9/3816 ,  G06F9/3822 ,  G06F9/3824 ,  G06F9/3863

Abstract: In a pipeline processor, simultaneous decoding of multiple specifiers in a variable-length instruction causes a peculiar problem of an intra-instruction read conflict that occurs whenever an instruction includes an autoincrement or an autodecrement specifier which references either directly or indirectly a register specified by a previously occurring specifier for the current instruction. To avoid stalls during the preprocessing of instructions by the instruction unit, register pointers rather than register data are usually passed to the excellent unit because register data is not always available at the time of instruction decoding. If an intra-instruction read conflict exists, however, the operand value specified by the conflicting register specifier is the initial value of the register being incremented or decremented, and this initial value will have been changed by the time that the execution unit executes the instruction. Preferably, the proper initial value is obtained prior to the incrementing or decrementing of the conflicting register by putting the instruction decoder into a special IRC mode in which only one specifier is decoded per cycle, and if a specifier being decoded is a register specifier, the content of the specified register is transmitted to the execution unit. Circuitry for detecting an intra-instruction read conflict is disclosed as well as an efficient method for handling interrupts, exceptions and flushes that may occur during the processing of an instruction having an intra-instruction read conflict.

公开(公告)号：US5142631A

公开(公告)日：1992-08-25

申请号：US306773

申请日：1989-02-03

Applicant: John E. Murray ,  Mark A. Firstenberg ,  David B. Fite ,  Michael M. McKeon ,  Wiliam R. Grundmann ,  David A. Webb, Jr. ,  Ronald M. Salett ,  Tryggve Fossum ,  Dwight P. Manley ,  Ricky C. Hetherington

Inventor： John E. Murray ,  Mark A. Firstenberg ,  David B. Fite ,  Michael M. McKeon ,  Wiliam R. Grundmann ,  David A. Webb, Jr. ,  Ronald M. Salett ,  Tryggve Fossum ,  Dwight P. Manley ,  Ricky C. Hetherington

IPC: G06F9/38

CPC classification number: G06F9/355 ,  G06F9/345 ,  G06F9/3836 ,  G06F9/3838 ,  G06F9/3857

Abstract: A method is provided for preprocessing multiple instructions prior to execution of such instructions in a digital computer having an instruction decoder, an instruction execution unit, and multiple general purpose registers which are read to produce memory addresses during the preprocessing. The method comprises: (1) avoiding the preprocessing of a current instruction to read a general purpose register to produce a memory address prior to the modification of the contents of that register by a preceding instruction by (a) generating a composite write mask having a bit set for each general purpose register whose contents are to be modified by at least one of a plurality of decoded by not-yet-executed instructions preceding the current instruction, and (b) stalling the preprocessing of the current instruction when a general purpose register to be read by the current instruction is a register having a bit set in the write mask, and/or (2) avoiding the preprocessing of a current instruction which modifies the contents of a general purpose register that is to be read by a preceding instruction by (a) generating a composite read mask having a bit set for each general purpose register to be read by at least one of a plurality of decoded but not-yet-executed instructions preceding the current instruction, and (b) stalling the preprocessing of the current instruction when a general purpose register whose contents are to be modified by the current instruction is a register having a bit set in the read mask.

公开(公告)号：US4985825A

公开(公告)日：1991-01-15

申请号：US306866

申请日：1989-02-03

Applicant: David A. Webb, Jr. ,  David B. Fite ,  Ricky C. Hetherington ,  Francis X. McKeen ,  Mark A. Firstenberg ,  John E. Murray ,  Dwight P. Manley ,  Ronald M. Salett ,  Tryggve Fossum

Inventor： David A. Webb, Jr. ,  David B. Fite ,  Ricky C. Hetherington ,  Francis X. McKeen ,  Mark A. Firstenberg ,  John E. Murray ,  Dwight P. Manley ,  Ronald M. Salett ,  Tryggve Fossum

IPC: G06F9/38 ,  G06F11/07 ,  G06F12/08 ,  G06F12/10

CPC classification number: G06F9/3865 ,  G06F11/073 ,  G06F11/0772 ,  G06F12/1045

Abstract: A technique for processing memory access exceptions along with pre-fetched instructions in a pipelined instruction processing computer system is based upon the concept of pipelining exception information along with other parts of the instruction being executed. In response to the detection of access exceptions at a pipeline stage, corresponding fault information is generated and transferred along the pipeline. The fault information is acted upon only when the instruction reaches the execution stage of the pipeline. Each stage of the instruction pipeline is ported into the front end of a memory unit adapted to perform the virtual-to-physical address translation; each port being provided with storage for virtual addresses accompanying an instruction as well as storage for corresponding fault information. When a memory access exception is encountered at the front end of the memory unit, the fault information generated therefrom is loaded into the storage and the port is prevented from accepting further references.