公开(公告)号：US20060238230A1

公开(公告)日：2006-10-26

申请号：US11266908

申请日：2005-11-04

申请人： Jagrut Patel ,  Gregory Bullard ,  Rajeev Prabhakaran ,  Sanat Kapoor

发明人： Jagrut Patel ,  Gregory Bullard ,  Rajeev Prabhakaran ,  Sanat Kapoor

IPC分类号： H03H11/26

CPC分类号： G11C7/22 ,  G06F1/08 ,  G11C7/222 ,  G11C2207/2254 ,  H03K2005/00058

摘要： Systems and techniques are disclosed relating to adapting the frequency of an electronic device comprising an integrated circuit and an electronic component to improve performance. The integrated circuit determines a set of frequency plans, each corresponding to a distribution of delay range highest passing values and one of a set of frequencies at which the electronic device can operate. Based on communication with the electronic component, the integrated circuit implements a preferred frequency plan.

摘要翻译： 公开了涉及适应包括集成电路和电子部件的电子设备的频率以提高性能的系统和技术。 集成电路确定一组频率计划，每个频率计划对应于延迟范围最高通过值的分布和电子设备可以在其中操作的一组频率中的一个。 基于与电子部件的通信，集成电路实现优选的频率计划。

公开(公告)号：US08816742B2

公开(公告)日：2014-08-26

申请号：US11267627

申请日：2005-11-04

申请人： Jagrut Viliskumar Patel ,  Gregory Bullard ,  Sanat Kapoor

发明人： Jagrut Viliskumar Patel ,  Gregory Bullard ,  Sanat Kapoor

IPC分类号： H03H11/06

CPC分类号： G11C7/22 ,  G01R31/3193 ,  G01R31/31937 ,  G11C7/04 ,  G11C7/222 ,  G11C11/401 ,  G11C29/022 ,  G11C29/028 ,  G11C29/50 ,  G11C29/50012 ,  G11C2207/2254

摘要： An electronic device comprises an electronic component and an integrated circuit, wherein the integrated circuit is configured to generate a system clock and an external clock having a programmable delay from the system clock, provide the external clock to the electronic component, determine a delay range between system clock and the external clock in which the integrated circuit and the electronic component can communicate, and program the external clock with one of a plurality of predetermined delay values based on the delay range.

摘要翻译： 电子设备包括电子部件和集成电路，其中集成电路被配置为产生系统时钟和具有来自系统时钟的可编程延迟的外部时钟，将外部时钟提供给电子部件，确定电子部件之间的延迟范围 系统时钟和集成电路和电子部件可以通信的外部时钟，并且基于延迟范围以多个预定延迟值中的一个对外部时钟进行编程。

公开(公告)号：US20140009990A1

公开(公告)日：2014-01-09

申请号：US13544483

申请日：2012-07-09

申请人： Sanat Kapoor ,  Christopher F. Einsmann ,  Alfonso T. Trujillo

发明人： Sanat Kapoor ,  Christopher F. Einsmann ,  Alfonso T. Trujillo

IPC分类号： H02M5/02

CPC分类号： G06G7/26

摘要： A method and apparatus for generating an arbitrary current waveform for use in characterizing power supply impedance for power delivery networks are provided. The method begins by providing an arbitrary waveform as an input to a test circuit. The current and voltage at an output of a device under test in then examined A frequency is then swept through a pre-determined range; and the frequency of the arbitrary voltage waveform is changed to match a predetermined frequency and impedance point.

摘要翻译： 提供一种用于产生用于表征供电网络的电源阻抗的任意电流波形的方法和装置。 该方法开始于提供任意波形作为测试电路的输入。 然后在被检测的A频率的被测器件的输出端处的电流和电压被扫过预定范围; 并且任意电压波形的频率被改变以匹配预定的频率和阻抗点。

公开(公告)号：US07656743B2

公开(公告)日：2010-02-02

申请号：US11364296

申请日：2006-02-28

申请人： Vaishnav Srinivas ,  Sanat Kapoor ,  Srinivas Maddali ,  Vivek Mohan

发明人： Vaishnav Srinivas ,  Sanat Kapoor ,  Srinivas Maddali ,  Vivek Mohan

IPC分类号： G11C8/00

CPC分类号： G11C7/1051

摘要： This disclosure describes a clock circuit for a memory controller. The described circuit uses a processor clock signal to generate an input clock signal for use during write operations to the memory, or to generate a feedback clock signal for use during read operations from the memory. The circuit is particularly applicable to mobile wireless devices that include memories that do not generate a strobe. The clock circuit may comprise a driver in series with a resistor element that generates an input clock signal for input to a memory, and a resistor-capacitor (RC) filter in series with a receiver that generates a feedback clock signal for output from the memory, wherein an input to the RC filter is tapped between the driver and the resistor element.

摘要翻译： 本公开描述了用于存储器控制器的时钟电路。 所描述的电路使用处理器时钟信号来产生用于在对存储器的写入操作期间使用的输入时钟信号，或者产生用于在来自存储器的读取操作期间使用的反馈时钟信号。 该电路特别适用于包括不产生频闪的存储器的移动无线设备。 时钟电路可以包括与电阻器元件串联的驱动器，该电阻器产生用于输入到存储器的输入时钟信号，以及与产生用于从存储器输出的反馈时钟信号的接收器串联的电阻器 - 电容器（RC）滤波器 其中在所述驱动器和所述电阻器元件之间分接所述RC滤波器的输入。

公开(公告)号：US20080123444A1

公开(公告)日：2008-05-29

申请号：US11267627

申请日：2005-11-04

申请人： Jagrut Viliskumar Patel ,  Gregory Bullard ,  Sanat Kapoor

发明人： Jagrut Viliskumar Patel ,  Gregory Bullard ,  Sanat Kapoor

IPC分类号： G11C7/22 ,  H03L7/00

CPC分类号： G11C7/22 ,  G01R31/3193 ,  G01R31/31937 ,  G11C7/04 ,  G11C7/222 ,  G11C11/401 ,  G11C29/022 ,  G11C29/028 ,  G11C29/50 ,  G11C29/50012 ,  G11C2207/2254

摘要： An electronic device comprises an electronic component and an integrated circuit, wherein the integrated circuit is configured to generate a system clock and an external clock having a programmable delay from the system clock, provide the external clock to the electronic component, determine a delay range between system clock and the external clock in which the integrated circuit and the electronic component can communicate, and program the external clock with one of a plurality of predetermined delay values based on the delay range.

摘要翻译： 电子设备包括电子部件和集成电路，其中集成电路被配置为产生系统时钟和具有来自系统时钟的可编程延迟的外部时钟，将外部时钟提供给电子部件，确定电子部件之间的延迟范围 系统时钟和集成电路和电子部件可以通信的外部时钟，并且基于延迟范围以多个预定延迟值中的一个对外部时钟进行编程。

公开(公告)号：US20070104015A1

公开(公告)日：2007-05-10

申请号：US11364296

申请日：2006-02-28

申请人： Vaishnav Srinivas ,  Sanat Kapoor ,  Srinivas Maddali ,  Vivek Mohan

发明人： Vaishnav Srinivas ,  Sanat Kapoor ,  Srinivas Maddali ,  Vivek Mohan

IPC分类号： G11C8/00

CPC分类号： G11C7/1051

摘要： This disclosure describes a clock circuit for a memory controller. The described circuit uses a processor clock signal to generate an input clock signal for use during write operations to the memory, or to generate a feedback clock signal for use during read operations from the memory. The circuit is particularly applicable to mobile wireless devices that include memories that do not generate a strobe. The clock circuit may comprise a driver in series with a resistor element that generates an input clock signal for input to a memory, and a resistor-capacitor (RC) filter in series with a receiver that generates a feedback clock signal for output from the memory, wherein an input to the RC filter is tapped between the driver and the resistor element.

摘要翻译： 本公开描述了用于存储器控制器的时钟电路。 所描述的电路使用处理器时钟信号来产生用于在对存储器的写入操作期间使用的输入时钟信号，或者产生用于在来自存储器的读取操作期间使用的反馈时钟信号。 该电路特别适用于包括不产生频闪的存储器的移动无线设备。 时钟电路可以包括与电阻器元件串联的驱动器，该电阻器产生用于输入到存储器的输入时钟信号，以及与产生用于从存储器输出的反馈时钟信号的接收器串联的电阻器 - 电容器（RC）滤波器 其中在所述驱动器和所述电阻器元件之间分接所述RC滤波器的输入。

公开(公告)号：US20050114725A1

公开(公告)日：2005-05-26

申请号：US10722350

申请日：2003-11-25

申请人： Jagrut Patel ,  Dexter Chun ,  Gregory Bullard ,  Raghu Sankuratri ,  Rajeev Prabhakaran ,  Sanat Kapoor

发明人： Jagrut Patel ,  Dexter Chun ,  Gregory Bullard ,  Raghu Sankuratri ,  Rajeev Prabhakaran ,  Sanat Kapoor

IPC分类号： G01R35/00 ,  G06F1/14 ,  G06F1/04

CPC分类号： G01R35/005

摘要： Systems and techniques are disclosed relating to calibrating an integrated circuit to an electronic component. The systems and techniques include an integrated circuit configured to generate a system clock and an external clock having a programmable delay from the system clock. The integrated circuit may also be configured to provide the external clock to the electronic component to support communications therewith, communicate with the electronic component, and calibrate the external clock delay as a function of the communications.

摘要翻译： 公开了关于将集成电路校准到电子部件的系统和技术。 该系统和技术包括被配置为产生系统时钟的集成电路和具有来自系统时钟的可编程延迟的外部时钟。 集成电路还可以被配置为向电子部件提供外部时钟以支持与其通信，与电子部件通信，并且根据通信校准外部时钟延迟。