-
公开(公告)号：US07203113B2
公开(公告)日：2007-04-10
申请号：US11090151
申请日：2005-03-28
IPC分类号： G11C7/00
CPC分类号： G11C11/40615 , G11C11/406 , G11C2211/4067
摘要： Disclosed is a semiconductor storage device in which control is performed in such a manner that if the refresh operation is not being performed when a chip-select signal undergoes a transition from an inactive (standby) state to an active state, read or write access is executed immediately and if the refresh operation is in progress when the chip-select signal undergoes a transition from the inactive state to the active state, a wait signal for causing read or write access to wait is generated by a wait generating circuit.
摘要翻译： 公开了一种半导体存储装置，其中以这样的方式执行控制，即如果当芯片选择信号从不活动（待机）状态转换到活动状态时不执行刷新操作，则读取或写入访问是 立即执行，并且当芯片选择信号经历从非活动状态转换到活动状态时刷新操作正在进行时，等待发生电路产生用于使读或写访问等待的等待信号。
-
公开(公告)号：US06925016B2
公开(公告)日：2005-08-02
申请号：US10467031
申请日：2002-01-30
IPC分类号： G11C11/401 , G11C7/10 , G11C11/403 , G11C11/406 , G11C7/00
CPC分类号： G11C7/1045
摘要： There is provided a method of entry of an operation mode of a semiconductor memory during operations without need of any specific timing specification and with effective suppression to any erroneous entry. If read cycles for plural addresses are continued, then, a request for entry of operation mode is accepted. In write cycles following to those read cycles, an operation mode to be entered is decided based on data externally designated, wherein in the first write cycle, the kind of the operation mode is set, and then in the next write cycle, conditions for the operation mode are set for the entry of the operation mode of the semiconductor memory.
摘要翻译： 提供了一种在操作期间输入半导体存储器的操作模式的方法，而不需要任何特定的时序指定并有效抑制任何错误的输入。 如果持续多个地址的读取周期，则接受进入操作模式的请求。 在这些读取周期之后的写入周期中，基于外部指定的数据来决定要输入的操作模式，其中在第一写入周期中，设置操作模式的种类，然后在下一个写入周期中， 操作模式被设置用于输入半导体存储器的操作模式。
-
公开(公告)号：US20050105380A1
公开(公告)日：2005-05-19
申请号：US10985876
申请日：2004-11-12
IPC分类号： G11C11/407 , G11C5/06 , G11C8/00
CPC分类号： G11C5/066
摘要： A semiconductor memory device has common terminals shared between a part or all of address terminals for receiving n bits of an address signal and data terminals for outputting a data signal with its bit width of n bits or less and dedicated address terminals for receiving m bits of the address signal, wherein at the time of a read, after the n bits of the address signal have been input, a plurality of data signals within a selected page are consecutively read out through the common terminals using the m bits of the address signal input from the dedicated address terminals.
摘要翻译： 半导体存储器件具有用于接收地址信号的n位的一部分或所有地址端之间的公共端子，以及用于输出其位宽为n位或更少的数据信号的数据端，以及用于接收m位的专用地址端 地址信号，其中在读取时，在输入了地址信号的n位之后，通过地址信号输入的m位，通过公共端连续地读出选定页内的多个数据信号 从专用地址终端。
-
公开(公告)号：US07184322B2
公开(公告)日：2007-02-27
申请号：US10985876
申请日：2004-11-12
CPC分类号： G11C5/066
摘要： A semiconductor memory device has common terminals shared between a part or all of address terminals for receiving n bits of an address signal and data terminals for outputting a data signal with its bit width of n bits or less and dedicated address terminals for receiving m bits of the address signal, wherein at the time of a read, after the n bits of the address signal have been input, a plurality of data signals within a selected page are consecutively read out through the common terminals using the m bits of the address signal input from the dedicated address terminals.
摘要翻译： 半导体存储器件具有用于接收地址信号的n位的一部分或所有地址端之间的公共端子，以及用于输出其位宽为n位或更少的数据信号的数据端，以及用于接收m位的专用地址端 地址信号，其中在读取时，在输入了地址信号的n位之后，通过地址信号输入的m位，通过公共端连续地读出选定页内的多个数据信号 从专用地址终端。
-
5.发明授权公开(公告)号：US07145812B2
公开(公告)日：2006-12-05
申请号：US11133974
申请日：2005-05-20
CPC分类号： G11C7/1045
摘要： There is provided a method of entry of an operation mode of a semiconductor memory during operations without need of any specific timing specification and with effective suppression to any erroneous entry.If read cycles for plural addresses are continued, then a request for entry of operation mode is accepted (steps S1 and S2). In write cycles following to those read cycles, an operation mode to be entered is decided based on data externally designated, wherein in the first write cycle, the kind of the operation mode is set, and then in the next write cycle, conditions for the operation mode are set for the entry of the operation mode of the semiconductor memory.
摘要翻译： 提供了一种在操作期间输入半导体存储器的操作模式的方法，而不需要任何特定的时序指定并有效抑制任何错误的输入。 如果持续多个地址的读取周期，则接受进入操作模式的请求（步骤S1和S2）。 在这些读取周期之后的写入周期中，基于外部指定的数据来决定要输入的操作模式，其中在第一写入周期中，设置操作模式的种类，然后在下一个写入周期中， 操作模式被设置用于输入半导体存储器的操作模式。
-
公开(公告)号：US06356473B1
公开(公告)日：2002-03-12
申请号：US09602937
申请日：2000-06-23
申请人： Takato Shimoyama
发明人： Takato Shimoyama
IPC分类号： G11C1500
CPC分类号： G11C7/22 , G11C8/06 , G11C8/18 , G11C11/4082 , G11C11/419
摘要： According to one embodiment, an asynchronous static random access memory (SRAM) circuit (100) can provide reduced power consumption and high-speed access. An SRAM circuit (100) may include address registers (122 and 128) that can store a write address from one write operation and output the stored write address during a subsequent write operation. A data register (138) may also be included that can store write data from one write operation and output the stored write data during a subsequent write operation. Memory cells of a memory cell array (102) may be selected according to a pulse word signal PW. A pulse word signal PW can be generated in response to transitions in an address and transitions in a write enable signal /WE. Hit address comparators (220) within address registers (122 and 128) in combination with a hit AND gate (136) can activate a HIT ALL signal when a stored write address matches an applied read address. When the HIT ALL signal is activated, an output circuit (118) can output stored write data instead of an output from a sense amplifier circuit (116).
摘要翻译： 根据一个实施例，异步静态随机存取存储器（SRAM）电路（100）可以提供降低的功率消耗和高速存取。 SRAM电路（100）可以包括可以存储来自一个写入操作的写入地址的地址寄存器（122和128），并且在随后的写入操作期间输出存储的写入地址。 还可以包括数据寄存器（138），其可以存储来自一个写入操作的写入数据，并且在随后的写入操作期间输出存储的写入数据。 可以根据脉冲字信号PW选择存储单元阵列（102）的存储单元。 可以响应于写使能信号/ WE中的地址中的转换和转换而产生脉冲字信号PW。 与命中和门（136）组合的地址寄存器（122和128）内的命中地址比较器（220）可以在存储的写入地址与应用的读取地址匹配时激活HIT ALL信号。 当HIT ALL信号被激活时，输出电路（118）可以输出存储的写入数据而不是来自读出放大器电路（116）的输出。
-
7.发明申请公开(公告)号：US20050216676A1
公开(公告)日：2005-09-29
申请号：US11133974
申请日：2005-05-20
IPC分类号： G11C11/401 , G11C7/10 , G11C11/403 , G11C11/406 , G06F13/00
CPC分类号： G11C7/1045
摘要： There is provided a method of entry of an operation mode of a semiconductor memory during operations without need of any specific timing specification and with effective suppression to any erroneous entry. If read cycles for plural addresses are continued, then a request for entry of operation mode is accepted (steps S1 and S2). In write cycles following to those read cycles, an operation mode to be entered is decided based on data externally designated, wherein in the first write cycle, the kind of the operation mode is set, and then in the next write cycle, conditions for the operation mode are set for the entry of the operation mode of the semiconductor memory.
摘要翻译： 提供了一种在操作期间输入半导体存储器的操作模式的方法，而不需要任何特定的时序指定并有效抑制任何错误的输入。 如果持续多个地址的读取周期，则接受进入操作模式的请求（步骤S1和S2）。 在这些读取周期之后的写入周期中，基于外部指定的数据来决定要输入的操作模式，其中在第一写入周期中，设置操作模式的种类，然后在下一个写入周期中， 操作模式被设置用于输入半导体存储器的操作模式。
-
公开(公告)号：US06556482B2
公开(公告)日：2003-04-29
申请号：US09872291
申请日：2001-06-01
IPC分类号： G11C1604
CPC分类号： G11C8/06 , G11C7/22 , G11C8/18 , G11C11/4082 , G11C11/419
摘要： According to the disclosed embodiments, a semiconductor memory device may include an address register circuit (406) and data register circuit (411) that can store a write address and write data from one write operation and output the stored write address and write data during a subsequent write operation. In a dynamic random access memory (DRAM) embodiment (400), a precharge and/or refresh operation may follow the writing of previously stored write data. Such an arrangement may reduce and/or eliminate a read after write timing requirement (TWR), which can improve the operating speed of the semiconductor memory device.
摘要翻译： 根据所公开的实施例，半导体存储器件可以包括地址寄存器电路（406）和数据寄存器电路（411），其可以存储来自一个写入操作的写入地址和写入数据，并在一个写入操作期间输出存储的写入地址和写入数据 后续写操作。 在动态随机存取存储器（DRAM）实施例（400）中，预充电和/或刷新操作可以跟随先前存储的写入数据的写入。 这种布置可以减少和/或消除写时序要求（TWR）之后的读取，这可以提高半导体存储器件的操作速度。
-
公开(公告)号：US20050219930A1
公开(公告)日：2005-10-06
申请号：US11090151
申请日：2005-03-28
IPC分类号： G11C11/403 , G11C11/406 , G11C11/407 , G11C11/409
CPC分类号： G11C11/40615 , G11C11/406 , G11C2211/4067
摘要： Disclosed is a semiconductor storage device in which control is performed in such a manner that if the refresh operation is not being performed when a chip-select signal undergoes a transition from an inactive (standby) state to an active state, read or write access is executed immediately and if the refresh operation is in progress when the chip-select signal undergoes a transition from the inactive state to the active state, a wait signal for causing read or write access to wait is generated by a wait generating circuit.
摘要翻译： 公开了一种半导体存储装置，其中以这样的方式执行控制，即如果当芯片选择信号经历从非活动（待机）状态转换到活动状态时不执行刷新操作，则读或写访问是 立即执行，并且当芯片选择信号经历从非活动状态转换到活动状态时刷新操作正在进行时，等待发生电路产生用于使读或写访问等待的等待信号。
-
-
-
-
-
-
-
-
搜索结果
9 条记录 (耗时 0.015 秒)
