-
公开(公告)号:US12118249B2
公开(公告)日:2024-10-15
申请号:US18497883
申请日:2023-10-30
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Kai Lun Hsiung , Lakshmi Narasimha Murthy Nukala , Shane J. Keil , Thejasvi Magudilu Vijayaraj , Yanzhe Liu , Tao Zhang
CPC classification number: G06F3/0659 , G06F3/0611 , G06F3/0644 , G06F3/0673 , G06F13/1605
Abstract: Systems, apparatuses, and methods for addressing bank hotspotting are described. A computing system includes a memory controller with an arbiter for determining how to arbitrate access to one or more memory device(s) for received requests. The arbiter categorizes each request in a manner that helps to ensure fair virtual channel distribution across the banks of the memory device(s). The category system includes bank hotspotting functions to give banks that have more requests more chances to go over banks with fewer requests. The category system is implemented proportionally with more category credits given to banks with higher bank depths within the virtual channel.
-
公开(公告)号:US10678478B2
公开(公告)日:2020-06-09
申请号:US16112624
申请日:2018-08-24
Applicant: Apple Inc.
Inventor: Shane J. Keil , Gregory S. Mathews , Lakshmi Narasimha Murthy Nukala , Thejasvi Magudilu Vijayaraj , Kai Lun Hsiung , Yanzhe Liu , Sukalpa Biswas
IPC: G06F3/06
Abstract: An embodiment of an apparatus includes a memory circuit and a memory controller circuit. The memory controller circuit may include a write request queue. The memory controller circuit may be configured to receive a memory request to access the memory circuit and determine if the memory request includes a read request or a write request. A received read request may be scheduled for execution, while a received write request may be stored in the write request queue. The memory controller circuit may reorder scheduled memory requests based on achieving a specified memory access efficiency and based on a number of write requests stored in the write request queue.
-
公开(公告)号:US10783104B2
公开(公告)日:2020-09-22
申请号:US16595230
申请日:2019-10-07
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Lakshmi Narasimha Murthy Nukala , Thejasvi Magudilu Vijayaraj , Sukulpa Biswas
IPC: G06F13/38 , G06F13/364 , G06F13/18 , G06F13/16
Abstract: A memory request management system may include a memory device and a memory controller. The memory controller may include a read queue, a write queue, an arbitration circuit, a read credit allocation circuit, and a write credit allocation circuit. The read queue and write queue may store corresponding requests from request streams. The arbitration circuit may send requests from the read queue and write queue to the memory device based on locations of addresses indicated by the requests. The read credit allocation circuit may send an indication of an available read credit to a request stream in response to a read request from the request stream being sent from the read queue to the memory device. The write credit allocation circuit may send an indication of an available write credit to a request stream in response to a write request from the request stream being stored at the write queue.
-
公开(公告)号:US10437758B1
公开(公告)日:2019-10-08
申请号:US16024658
申请日:2018-06-29
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Lakshmi Narasimha Murthy Nukala , Thejasvi Magudilu Vijayaraj , Sukulpa Biswas
IPC: G06F13/38 , G06F13/364 , G06F13/18 , G06F13/16
Abstract: A memory request management system may include a memory device and a memory controller. The memory controller may include a read queue, a write queue, an arbitration circuit, a read credit allocation circuit, and a write credit allocation circuit. The read queue and write queue may store corresponding requests from request streams. The arbitration circuit may send requests from the read queue and write queue to the memory device based on locations of addresses indicated by the requests. The read credit allocation circuit may send an indication of an available read credit to a request stream in response to a read request from the request stream being sent from the read queue to the memory device. The write credit allocation circuit may send an indication of an available write credit to a request stream in response to a write request from the request stream being stored at the write queue.
-
公开(公告)号:US20200057579A1
公开(公告)日:2020-02-20
申请号:US16104307
申请日:2018-08-17
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Kai Lun Hsiung , Lakshmi Narasimha Murthy Nukala , Peter Fu , Rakesh L. Notani , Sukalpa Biswas , Thejasvi Magudilu Vijayaraj , Yanzhe Liu , Shane J. Keil
IPC: G06F3/06
Abstract: Techniques relating to arbitration in a memory controller are disclosed. In some embodiments, the memory controller implements a per-bank priority-based arbitration scheme for different types of memory traffic (e.g., with different quality of service parameters). In some embodiments, the memory controller is configured to provide per-bank overrides to the arbitration scheme based on latency tolerance reported by one or more requesters sending a particular type of memory traffic. Various techniques disclosed herein may improve performance, improve fairness among different types of memory traffic, and/or reduce power consumption.
-
公开(公告)号:US10545701B1
公开(公告)日:2020-01-28
申请号:US16104307
申请日:2018-08-17
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Kai Lun Hsiung , Lakshmi Narasimha Murthy Nukala , Peter Fu , Rakesh L. Notani , Sukalpa Biswas , Thejasvi Magudilu Vijayaraj , Yanzhe Liu , Shane J. Keil
IPC: G06F3/06
Abstract: Techniques relating to arbitration in a memory controller are disclosed. In some embodiments, the memory controller implements a per-bank priority-based arbitration scheme for different types of memory traffic (e.g., with different quality of service parameters). In some embodiments, the memory controller is configured to provide per-bank overrides to the arbitration scheme based on latency tolerance reported by one or more requesters sending a particular type of memory traffic. Various techniques disclosed herein may improve performance, improve fairness among different types of memory traffic, and/or reduce power consumption.
-
公开(公告)号:US20240061617A1
公开(公告)日:2024-02-22
申请号:US18497883
申请日:2023-10-30
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Kai Lun Hsiung , Lakshmi Narasimha Murthy Nukala , Shane J. Keil , Thejasvi Magudilu Vijayaraj , Yanzhe Liu , Tao Zhang
CPC classification number: G06F3/0659 , G06F3/0611 , G06F13/1605 , G06F3/0644 , G06F3/0673
Abstract: Systems, apparatuses, and methods for addressing bank hotspotting are described. A computing system includes a memory controller with an arbiter for determining how to arbitrate access to one or more memory device(s) for received requests. The arbiter categorizes each request in a manner that helps to ensure fair virtual channel distribution across the banks of the memory device(s). The category system includes bank hotspotting functions to give banks that have more requests more chances to go over banks with fewer requests. The category system is implemented proportionally with more category credits given to banks with higher bank depths within the virtual channel.
-
公开(公告)号:US20220357879A1
公开(公告)日:2022-11-10
申请号:US17313811
申请日:2021-05-06
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Kai Lun Hsiung , Lakshmi Narasimha Murthy Nukala , Shane J. Keil , Thejasvi Magudilu Vijayaraj , Yanzhe Liu , Tao Zhang
Abstract: Systems, apparatuses, and methods for addressing bank hotspotting are described. A computing system includes a memory controller with an arbiter for determining how to arbitrate access to one or more memory device(s) for received requests. The arbiter categorizes each request in a manner that helps to ensure fair virtual channel distribution across the banks of the memory device(s). The category system includes bank hotspotting functions to give banks that have more requests more chances to go over banks with fewer requests. The category system is implemented proportionally with more category credits given to banks with higher bank depths within the virtual channel.
-
公开(公告)号:US11221798B2
公开(公告)日:2022-01-11
申请号:US16751975
申请日:2020-01-24
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Kai Lun Hsiung , Lakshmi Narasimha Murthy Nukala , Peter Fu , Rakesh L. Notani , Sukalpa Biswas , Thejasvi Magudilu Vijayaraj , Yanzhe Liu , Shane J. Keil
IPC: G06F3/06
Abstract: Techniques relating to arbitration in a memory controller are disclosed. In some embodiments, the memory controller is configured to transition between read turns and writes turn according to a turn schedule. In some embodiments, the memory controller also receives reports from circuitry requesting memory transactions and determines a current latency tolerance value based on the reports. In some embodiments, the memory controller is configured to switch from a write turn to a read turn prior to a scheduled switch based on the current latency tolerance meeting a threshold value.
-
公开(公告)号:US20200133905A1
公开(公告)日:2020-04-30
申请号:US16595230
申请日:2019-10-07
Applicant: Apple Inc.
Inventor: Gregory S. Mathews , Lakshmi Narasimha Murthy Nukala , Thejasvi Magudilu Vijayaraj , Sukulpa Biswas
IPC: G06F13/364 , G06F13/18 , G06F13/16
Abstract: A memory request management system may include a memory device and a memory controller. The memory controller may include a read queue, a write queue, an arbitration circuit, a read credit allocation circuit, and a write credit allocation circuit. The read queue and write queue may store corresponding requests from request streams. The arbitration circuit may send requests from the read queue and write queue to the memory device based on locations of addresses indicated by the requests. The read credit allocation circuit may send an indication of an available read credit to a request stream in response to a read request from the request stream being sent from the read queue to the memory device. The write credit allocation circuit may send an indication of an available write credit to a request stream in response to a write request from the request stream being stored at the write queue.
-
-
-
-
-
-
-
-
-