THREE-DIMENSIONAL DYNAMIC RANDOM-ACCESS MEMORY (3D DRAM) GATE ALL-AROUND (GAA) DESIGN USING STACKED SI/SIGE

    公开(公告)号:US20220344339A1

    公开(公告)日:2022-10-27

    申请号:US17564486

    申请日:2021-12-29

    Abstract: Methods of forming a three-dimensional dynamic random-access memory (3D DRAM) structure are provided herein. In some embodiments, a method of forming a 3D DRAM structure includes forming at least one wordline feature in a first stack comprising a plurality of crystalline silicon (c-Si) layers alternating with a plurality of crystalline silicon germanium (c-SiGe) layers, wherein the wordline feature comprises: vertically etching a first pattern of holes; filling the first pattern of holes with a silicon germanium fill; vertically etching a plurality of isolation slots through the first stack; filling the plurality of isolation slots with a dielectric material to form an isolation layer between the silicon germanium fill; etching the silicon germanium fill and the plurality of c-SiGe layers to form a plurality of gate silicon channels comprising portions of the plurality of c-Si layers; and depositing a layer of conductive material that wraps around the plurality of gate silicon channels.

    METHODS AND APPARATUS FOR HIERARCHICAL BITLINE FOR THREE-DIMENSIONAL DYNAMIC RANDOM-ACCESS MEMORY

    公开(公告)号:US20220285364A1

    公开(公告)日:2022-09-08

    申请号:US17680993

    申请日:2022-02-25

    Abstract: Methods for forming 3D DRAM leverage L-pad formations to increase memory density. Methods may include etching a substrate to form two Si walls oriented parallel to each other and forming a space therebetween, depositing a plurality of alternating Si layers and SiGe layers using epitaxial growth processes to form horizontal deposition layers on the space between the two Si walls and vertical deposition layers on sidewalls of the two Si walls, depositing a CMP stop layer on the substrate, planarizing the substrate to the CMP stop layer, removing a portion of a top of the two Si walls and forming an L-pad formation, deep etching a pattern of holes into the space between the two Si walls in horizontal portions of the plurality of alternating Si layers and SiGe layers, and forming vertical wordline structures from the pattern of holes in the horizontal portions.

Patent Agency Ranking