Display Panel and Display Device
    3.
    发明申请

    公开(公告)号:US20220320240A1

    公开(公告)日:2022-10-06

    申请号:US17425733

    申请日:2021-01-25

    IPC分类号: H01L27/32

    摘要: A display panel includes a substrate, a plurality of data lines, at least one circle of barrier wall structure, and a connector. The substrate includes a display area, and a peripheral area which surrounds the display area and includes a fan-out area. The plurality of data lines are located on one side of the substrate and in the display area, extending from the display area to the fan-out area. The at least one circle of barrier wall structure surrounds the display area, and at least a part of the at least one circle of barrier wall structure is located in the fan-out area. The connector is located between the plurality of data lines and the barrier wall structure, and one end, away from the substrate, of the connector extends into the barrier wall structure to fasten the barrier wall structure.

    DISPLAY SUBSTRATE AND DISPLAY APPARATUS

    公开(公告)号:US20220344426A1

    公开(公告)日:2022-10-27

    申请号:US17635749

    申请日:2021-03-10

    IPC分类号: H01L27/32 H01L51/52 H04N5/225

    摘要: Disclosed are a display substrate and a display apparatus. The display substrate, includes base, and an organic electroluminescent display layer, a touch layer, a polarizer and a cover plate sequentially stacked on the base. The organic electroluminescent display layer and the touch layer are bonded with a first bonding layer, and the polarizer and the cover plate are bonded with a second bonding layer. The display substrate includes a camera installation area and a display area surrounding the camera installation area. A camera is installed on a side of the base away from the organic electroluminescent display layer and located in the camera installation area, a light-emitting layer is not provided in an area of the organic electroluminescent display layer corresponding to the camera installation area, and a first opening is provided in an area of the polarizer corresponding to the camera installation area.

    TEST SUBSTRATE AND MANUFACTURING METHOD THEREFOR, TEST METHOD, AND DISPLAY SUBSTRATE

    公开(公告)号:US20210020084A1

    公开(公告)日:2021-01-21

    申请号:US16981938

    申请日:2019-12-23

    发明人: Lei FAN Zheng BAO

    摘要: A test substrate has at least one test region and includes a base substrate, a plurality of thin film transistors disposed on the base substrate, at least one test hole located in the test region, and at least one test pin. At least one of the thin film transistors is a target thin film transistor to be tested, each target thin film transistor is located in one test region. Each test hole exposes a source region, a drain region or a gate of a corresponding target thin film transistor at a bottom thereof. Each test pin is located in one test hole. One end of the test pin passes through the test hole to be coupled to the source region, the drain region or the gate of the corresponding target thin film transistor, and another end of the test pin is exposed at a surface of the test substrate.

    DISPLAY SUBSTRATE, TESTING METHOD THEREFOR AND PREPARATION METHOD THEREFOR, AND DISPLAY PANEL

    公开(公告)号:US20230171998A1

    公开(公告)日:2023-06-01

    申请号:US17921898

    申请日:2021-06-01

    摘要: Provided are a display substrate, a testing method therefor and a preparation method therefor, and a display panel, which are used for improving the success rate of transistor testing. The display substrate comprises a base substrate and a pixel circuit, wherein the pixel circuit comprises an active layer, a first gate insulating layer, a first gate electrode layer, a second gate insulating layer, a second gate electrode layer, a first interlayer insulating layer, a source/drain electrode layer, and a second interlayer insulating layer. The pixel circuit is divided into a plurality of transistors, and further comprises a gate electrode contact hole and a source/drain electrode contact hole. The source/drain electrode layer comprises a gate electrode test pad which is electrically connected to the first gate electrode layer by means of the gate electrode contact hole, and a source electrode and a drain electrode which are electrically connected to the active layer by means of the source/drain electrode contact hole. The second interlayer insulating layer is provided with a gate electrode test hole and a source/drain electrode test hole, wherein the gate electrode test hole exposes the gate electrode test pad, and the source/drain electrode test hole exposes part of an area in the source/drain electrode layer other than the gate electrode test pad.