Method to compensate for a fade in a digital video input sequence
    3.
    发明授权
    Method to compensate for a fade in a digital video input sequence 失效
    补偿数字视频输入序列中的褪色的方法

    公开(公告)号:US6040875A

    公开(公告)日:2000-03-21

    申请号:US046290

    申请日:1998-03-23

    CPC分类号: H04N5/265

    摘要: A method to compensate for a fade in a digital video input sequence is provided where the video input sequence is to be compressed according to the MPEG-2 video compression standard. The method comprises a first step of dividing each frame of a current frame into two fields. In a second step, each field of the current frame is divided into at least one field band. In a third step, the luminance and chrominance pixel values are individually summed for the pixels in each field of the current frame. In a fourth step, the luminance pixel values are summed for the pixels in each field band of the current frame. In a fifth step, each respective field band sum and field sum of the current frame is compared with that of the previous frame in the video input sequence. In a sixth step, detection of whether or not a fade has occurred is provided, based upon the comparison in the fifth step. In a seventh step, the encoding algorithm is adjusted if a fade has occurred. Lastly, the first through seventh steps are repeated for at least one subsequent frame in the input video sequence.

    摘要翻译: 提供一种补偿数字视频输入序列中的褪色的方法,其中视频输入序列将根据MPEG-2视频压缩标准进行压缩。 该方法包括将当前帧的每帧划分成两个场的第一步骤。 在第二步骤中,当前帧的每个场被划分成至少一个场频带。 在第三步骤中,针对当前帧的每个场中的像素对亮度和色度像素值进行单独相加。 在第四步骤中,针对当前帧的每个场频带中的像素求和亮度像素值。 在第五步骤中,将当前帧的每个相应的场频和和和与视频输入序列中的前一帧的场和进行比较。 在第六步骤中,基于第五步的比较,提供是否发生褪色的检测。 在第七步中,如果发生褪色,则调整编码算法。 最后,对输入视频序列中的至少一个后续帧重复第一至第七步骤。

    Multiple encoder architecture for extended search
    4.
    发明授权
    Multiple encoder architecture for extended search 失效
    用于扩展搜索的多编码器架构

    公开(公告)号:US06823013B1

    公开(公告)日:2004-11-23

    申请号:US09046289

    申请日:1998-03-23

    IPC分类号: H04B166

    摘要: An apparatus used for video encoding MPEG compliant digital visual images, having multiple MPEG encoders used in the motion estimation function. The search capabilities used in the motion estimation function of a single MPEG encoder are extended beyond its design limitations as a result of utilizing more than one MPEG encoder. The utilization of multiple encoders effectively creates the capability for a user to specify a wider search window than what is available in a single encoder configuration. The computational search efficency associated with searching the wider window is not adversely affected as a consequence of the multiple processors subdividing the extended window and analyzing each subdivision in parallel.

    摘要翻译: 一种用于视频编码MPEG兼容数字视觉图像的装置,具有用于运动估计功能的多个MPEG编码器。 使用单个MPEG编码器的运动估计功能的搜索能力由于使用多于一个的MPEG编码器而超出其设计限制。 多个编码器的利用有效地创建了用户指定比单个编码器配置中可用的更广泛的搜索窗口的能力。 与多个处理器细分扩展窗口并并行分析每个细分的结果,与搜索较宽窗口相关联的计算搜索效率不受不利影响。

    Real-time variable bit rate encoding of video sequence employing
statistics
    6.
    发明授权
    Real-time variable bit rate encoding of video sequence employing statistics 失效
    使用图像统计的视频序列的实时可变比特率编码

    公开(公告)号:US6097757A

    公开(公告)日:2000-08-01

    申请号:US8282

    申请日:1998-01-16

    IPC分类号: H04N7/36 H04N7/50

    摘要: Method, system and computer program product are provided for adaptively encoding in hardware, software or a combination thereof a sequence of video frames in real-time. Pre-encode perceptual activity measurement processing is employed to derive statistics on each frame of the sequence of video frames to be encoded. The statistics are used by variable bit rate logic to obtain a number of bits to be used in encoding each frame. The number of bits to be used is provided to a single encoding engine, which encodes the sequence of video frames and produces a constant quality, variable bit rate bitstream output. The pre-encode processing employs a regulator as the global data flow control and synchronization for the encoder. Perceptual activity analysis on each frame of the sequence of video frames can derive information on, for example, shading, scene change, fade, color, motion and/or edge presence within the frame. Voting gives greater weight to the presence of certain characteristics within the frame.

    摘要翻译: 提供方法,系统和计算机程序产品,用于在硬件,软件或其组合中自动编码一系列视频帧。 采用预编码感知活动测量处理来导出要编码的视频帧序列的每个帧的统计。 统计量由可变比特率逻辑用于获得要用于编码每个帧的位数。 要使用的比特数被提供给单个编码引擎,其编码视频帧序列并产生恒定质量的可变比特率比特流输出。 预编码处理采用调节器作为编码器的全局数据流控制和同步。 对视频帧序列的每个帧的感知活动分析可以得到关于帧内的阴影,场景变化,褪色,颜色,运动和/或边缘存在的信息。 表决给予框架内存在某些特征的更大的权重。

    SINGLE PASS VARIABLE BIT RATE CONTROL STRATEGY AND ENCODER FOR PROCESSING A VIDEO FRAME OF A SEQUENCE OF VIDEO FRAMES
    8.
    发明申请
    SINGLE PASS VARIABLE BIT RATE CONTROL STRATEGY AND ENCODER FOR PROCESSING A VIDEO FRAME OF A SEQUENCE OF VIDEO FRAMES 失效
    单通道可变位速率控制策略和编码器,用于处理视频帧序列的视频帧

    公开(公告)号:US20080225943A1

    公开(公告)日:2008-09-18

    申请号:US12127119

    申请日:2008-05-27

    IPC分类号: H04N7/26

    摘要: An encode control strategy is provided for variable bit rate encoding of a sequence of video frames in a single pass. The control strategy includes determining whether a video frame has a complexity level statistically outside a defined range from a complexity level of at least one preceding frame of the sequence of video frames, and if so, determining a new average bit rate target for the video frame. The new average bit rate for the video frame is determined employing at least one of spatial complexity and temporal complexity of the video frame. The new average bit rate target for the video frame is used to set frame level bit rate control parameter(s), and the video frame is encoded using the set frame level bit rate control parameter(s).

    摘要翻译: 提供了编码控制策略,用于单次通过视频帧序列的可变比特率编码。 所述控制策略包括确定视频帧是否具有在视频帧序列的至少一个先前帧的复杂度级别以外的规定范围内的统计学上的复杂度级别,如果是,则确定视频帧的新的平均比特率目标 。 使用视频帧的空间复杂度和时间复杂度中的至少一个来确定视频帧的新的平均比特率。 用于视频帧的新的平均比特率目标用于设置帧级比特率控制参数,并且使用设置的帧级比特率控制参数对视频帧进行编码。

    Apparatus and method for testing programmable delays
    10.
    发明授权
    Apparatus and method for testing programmable delays 失效
    用于测试可编程延迟的装置和方法

    公开(公告)号:US06253333B1

    公开(公告)日:2001-06-26

    申请号:US09046284

    申请日:1998-03-23

    IPC分类号: G06F104

    CPC分类号: G01R31/3016

    摘要: Automatic generation of a timed delay for a timing clock signal input to an electronic device having a time critical circuit receiving address, data, and control signals at a first time interval and performing data storage and data output operations at subsequent second time intervals as determined by the timing clock signal input thereto. The time delay is generated by combination of a first control device for determining a timing condition of the time critical circuit in accordance with data output results corresponding to a first data storage operation performed by the time critical circuit; and, a second control circuit for automatically adjusting the input of the timing clock signal in time with respect to the first time interval in accordance with the data output results. Adjustment of the timing clock signal delay for subsequent data storage operations optimizes time critical circuit performance for the electronic device.

    摘要翻译: 自动生成定时时钟信号,该定时时钟信号输入到具有时间关键电路的电子设备,该电子设备具有以第一时间间隔接收地址,数据和控制信号,并在随后的第二时间间隔执行数据存储和数据输出操作, 定时时钟信号输入到其中。 时间延迟通过组合第一控制装置而产生,该第一控制装置根据对应于由时间关键电路执行的第一数据存储操作的数据输出结果来确定时间关键电路的定时状态; 以及第二控制电路,用于根据数据输出结果自动调整定时时钟信号相对于第一时间间隔的时间。 用于后续数据存储操作的定时时钟信号延迟的调整优化了电子设备的时间关键电路性能。